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Abstract
Yield-Aware Leakage Power Reduction of On-Chip SRAMs
Afshin Nourivand, Ph.D.
Concordia University, 2010
Leakage power dissipation of on-chip static random access memories (SRAMs)
constitutes a significant fraction of the total chip power consumption in state-of-
the-art microprocessors and system-on-chips (SoCs). Scaling the supply voltage of
SRAMs during idle periods is a simple yet effective technique to reduce their leakage
power consumption. However, supply voltage scaling also results in the degradation of
the cells’ robustness, and thus reduces their capability to retain data reliably. This is
particularly resulting in the failure of an increasing number of cells that are already
weakened by excessive process parameters variations and/or manufacturing imper-
fections in nano-meter technologies. Thus, with technology scaling, it is becoming
increasingly challenging to maintain the yield while attempting to reduce the leakage
power of SRAMs. This research focuses on characterizing the yield-leakage tradeoffs
and developing novel techniques for a yield-aware leakage power reduction of SRAMs.
We first demonstrate that new fault behaviors emerge with the introduction of a
low-leakage standby mode to SRAMs. In particular, it is shown that there are some
types of defects in SRAM cells that start to cause failures only when the drowsy
mode is activated. These defects are not sensitized in the active operating mode, and
thus escape the traditional March tests. Fault models for these newly observed fault
behaviors are developed and described in this thesis. Then, a new low-complexity
test algorithm, called March RAD, is proposed that is capable of detecting all the
drowsy faults as well as the simple traditional faults.
Extreme process parameters variations can also result in SRAM cells with very
weak data-retention capability. The probability of such cells may be very rare in small
iii
memory arrays, however, in large arrays, their probability is magnified by the huge
number of bit-cells integrated on a single chip. Hence, it is critical also to account
for such extremal events while attempting to scale the supply voltage of SRAMs. To
estimate the statistics of such rare events within a reasonable computational time,
we have employed concepts from extreme value theory (EVT). This has enabled us
to accurately model the tail of the cell failure probability distribution versus the sup-
ply voltage. Analytical models are then developed to characterize the yield-leakage
tradeoffs in large modern SRAMs. It is shown that even a moderate scaling of the
supply voltage of large SRAMs can potentially result in significant yield losses, es-
pecially in processes with highly fluctuating parameters. Thus, we have investigated
the application of fault-tolerance techniques for a more efficient leakage reduction of
SRAMs. These techniques allow for a more aggressive voltage scaling by providing
tolerance to the failures that might occur during the sleep mode. The results show
that in a 45-nm technology, assuming 10% variation in transistors threshold voltage,
repairing a 64KB memory using only 8 redundant rows or incorporating single error
correcting codes (ECCs) allows for ∼ 90% leakage reduction while incurring only
∼ 1% yield loss. The combination of redundancy and ECC, however, allows to reach
the practical limits of leakage reduction in the analyzed benchmark, i.e., ∼ 95%.
Applying an identical standby voltage to all dies, regardless of their specific pro-
cess parameters variations, can result in too many cell failures in some dies with
heavily skewed process parameters, so that they may no longer be salvageable by the
employed fault-tolerance techniques. To compensate for the inter-die variations, we
have proposed to tune the standby voltage of each individual die to its corresponding
minimum level, after manufacturing. A test algorithm is presented that can be used
to identify the minimum applicable standby voltage to each individual memory die. A
possible implementation of the proposed tuning technique is also demonstrated. Sim-
ulation results in a 45-nm predictive technology show that tuning standby voltage of
iv
SRAMs can enhance data-retention yield by an additional 10%− 50%, depending on
the severity of the variations.
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Aggressive scaling of CMOS devices in the last four decades has enabled the
semiconductor industry to meet its ever-increasing demand for higher performance
and higher integration densities. However, this trend is encountering several major
challenges in the nano-meter era, due to the high integration levels as well as the
physical limitations of semiconductor devices. High power consumption is one of
the major challenges of integrated circuit design in nano-scale technologies [1]. For
high-performance applications, large power dissipations within a small die area are
resulting in alarming temperatures, posing serious reliability concerns. For battery
operated devices, on the other hand, increased power consumption is drastically lim-
iting the battery lifetime.
Embedding memory into the dies is proven to be a very effective way to improve
the performance of systems while reducing their overall power consumption [1, 2, 3].
On-chip cache memory plays a major role in the enhancement of the performance of
microprocessors by providing a higher bandwidth and lower latency, while consuming
much less power compared to logic. As a result, increasingly larger fractions of chip
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Figure 1.1. (a) 24MB of on-chip L3 cache in Intel’s 8-core Xeon processor. Adapted
from [4] (Copyright 2010 IEEE) and (b) projections of logic/memory composition of
low-power SOC designs [5].
system-on-chips (SoCs). For example, the latest 8-core Xeon R© processor from Intel R©
contains 24MB of on-chip L3 (level 3) cache [4], that occupies the majority of the die
area (see Figure 1.1(a)). It is predicted that this trend will continue in the future
technologies as shown in Figure 1.1(b), where in 2017, more than 70% of the die area
will be occupied by memory [5].
Being the largest block on the chip, a low power robust memory design is crucial
for the overall reliability, yield and power of the SoCs. There are various design
options to realize embedded memories [2]. Currently, static random access memory
(SRAM) is the most popular choice for high performance designs, mainly due to its
fast access time and compatibility with the mainstream CMOS bulk technology [1, 2].
With scaling to sub-100nm regime, satisfying the multi-dimensional requirements of
low power, high yield and reliability of SRAMs has become increasingly difficult,
due to the generally conflicting nature of these requirements [3]. Some of the major
challenges of SRAM design are as follows:
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Figure 1.2. Increasing leakage power fraction of total processor power consumption
with technology scaling [6].
Leakage power: With technology scaling, transistors exhibit larger leakage cur-
rents [1], and as a result, the leakage power consumption in microprocessors and
SoCs has started to dominate the total chip power consumption (see Figure 1.2) [6].
A significant fraction of the chips’ leakage power is dissipated by SRAMs, as they
must remain powered on all the time to retain their data, while their large number of
transistors constantly draw leakage power [1]. A low leakage operation of SRAMs is
particularly critical for portable devices, as they spend most of their battery lifetime
in standby mode.
Process parameters variations: As process geometries continue to shrink, control-
ling the variations in device parameters during fabrication is becoming increasingly
difficult [10, 7]. Random variations, e.g., random dopant fluctuations (RDF) (see Fig-
ure 1.3(a)), are particularly troublesome as they are unpredictable, and thus, despite
the systematic variations, they cannot be minimized by design-time techniques. The
intrinsic random variations are inversely proportional to the gate area, and thus their
impact on device parameters, e.g., threshold voltage, are significantly increasing with
technology scaling [8, 9] (see Figure 1.3(b)). SRAMs, in particular, are profoundly
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Figure 1.3. (a) Random dopant fluctuations, adapted from [7] (Copyright 2008 Intel)
and (b) scaling trend of threshold voltage variation [8, 9, 5].
impacted by random variations as they use minimum-size transistors to obtain higher
integration densities [1, 3]. The process parameters variations translate into fluctua-
tions in SRAM metrics such as minimum operating voltage, access time, etc. Modern
embedded SRAMs contain millions of transistors, thus some cells will necessarily ex-
hibit behavior far out in the tail of the metrics distribution (as far as 6-7σ) [1]. Such
extreme cases can easily fall out of the design specifications and cause failures. Thus,
to maintain a sufficient yield in scaled technologies, it is imperative to effectively deal
with the process variation issues in SRAMs.
Manufacturing defects: Due to manufacturing inaccuracies, spots of extra, miss-
ing or undesired material can cause undesired shorts or opens in circuits. With the
increasing complexity of processes and the large number of interconnect layers, the
probability of these defects is increasing with technology scaling. Traditionally, fault
models have been developed to describe the behavior of SRAMs, in the presence of
such defects, during normal operating modes. However, new operating modes, e.g.,
sleep mode, are being introduced to SRAMs in modern integrated circuits. The intro-
duction of these new operating modes to SRAMs can cause new faulty behaviors to
4
Figure 1.4. Examples of weak open defects: (a) cross section of a metal open line, the
metal cavity and formation of a weak open due to the Ti barrier, and (b) a resistive
via. Adapted from [11] (Copyright 2002 IEEE).
emerge. Therefore, there can be defects in SRAM cells that while not causing a mal-
function during the normal operating mode, start to do so when memory is switched
to other operating modes. Examples of such defects can be weak opens or shorts
that connect nodes weakly by having a finite parasitic resistance (see Figure 1.4) [11].
Such weak defects can deteriorate various metrics of SRAM cells without causing a
hard failure in normal operating conditions. However, they can turn into a strong
fault at deteriorated or low power operating conditions such as the reduced supply
voltage during a sleep mode. Thus, it is crucial to test memories in all operating
modes, in order to minimize the number of defective parts.
1.1 Motivation
As mentioned above, due to the dedication of a significant fraction of the chip
area to SRAMs in modern microprocessors and SoCs, their low power dissipation,
high yield and high reliability are crucial for the overall success of the designs.
Unfortunately, fulfilling the joint requirements of low power dissipation and high
yield/reliability of SRAMs poses a “design paradox”. Turning the circuits knobs
to reduce the leakage power consumption of SRAMs also results in the reduction
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of the cells robustness, making them vulnerable to parametric data-retention fail-
ures (DRF)s. The failure rates are accentuated in new technologies due to the ever-
increasing process parameters variations and manufacturing imperfections. Moreover,
due to the sheer number of data cells in contemporary on-chip memories, even a very
small failure probability can translate to significant yield losses. Thus, it is crucial
to maintain the correct operation across the entire array, while trying to reduce the
power dissipation of SRAMs. In this thesis, we have made an attempt to address
the contradictory design requirements of joint low-power dissipation and high yield
in SRAMs, and propose solutions for their yield-aware leakage power reduction.
1.2 Contributions and Proposed Solutions
1.2.1 New Fault Behaviors and Their Impact on Low-
Leakage SRAMs
We have demonstrated that there are faults, not sensitized in normal operation,
that appear when an SRAM is switched to a low-leakage drowsy operating mode.
Fault models for these newly observed fault behaviors are developed and described in
this thesis. Based on the derived fault models, a new low-complexity test algorithm,
called March RAD, is proposed, that is capable of detecting all the drowsy faults as
well as the traditional simple faults.
It is also shown that as the supply voltage is reduced to cut down leakage, a larger
number of defects are sensitized, resulting in more failing cells within a memory array.
This establishes a tradeoff between leakage reduction and yield of SRAMs.
Details of this part of our work are described in Chapter 3 of this thesis. The
following submitted paper reports the results of this study:
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1. A. Nourivand, A. J. Al-Khalili, and Y. Savaria, “Analysis of resistive open defects
in drowsy SRAM cells,” submitted to the Journal of Electronic Testing: Theory
and Applications (JETTA).
1.2.2 Modeling the Yield-Leakage Tradeoff in Large SRAM
Arrays Considering Extreme Failure Events
A main contribution of this thesis is the modeling of the yield-leakage tradeoff in
SRAM arrays. This analysis is essential for a design-time determination of the supply
voltage to be applied to an SRAM subject to a target yield and leakage budget.
Unlike the existing models, we have considered the impact of rare failure events, due
to the extreme process parameters variations, on the yield-leakage tradeoff. We have
employed concepts from extreme value theory (EVT) to model the rare failure events
in SRAMs at scaled supply voltages. The results show that even a moderate scaling of
the standby supply voltage results in significant yield losses in large non-fault-tolerant
SRAMs, due to the failure of cells with extremely skewed process parameters. The
yield losses grow with the size of memory and the aggravating process parameters
variations.
The modeling methodology and the results of the yield-leakage tradeoff analysis
are described in Chapter 4 of this thesis. The following paper summarizes the results
of this part of our work:
2. A. Nourivand, A. J. Al-Khalili, and Y. Savaria, “Aggressive Leakage Reduction of
SRAMs Using Fault-Tolerance Techniques: The Yield-Power Tradeoff,” submitted
to the IEEE Transactions on Circuits and Systems I.
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1.2.3 Aggressive Leakage Reduction of SRAMs Using Fault-
Tolerance Techniques
We investigated the aggressive leakage reduction of SRAMs using fault-tolerance
techniques. Using the proposed model for yield-leakage tradeoff, it was shown that
employing fault-tolerance techniques allows for efficient leakage reduction of SRAMs
by providing tolerance to data-retention failures during the sleep mode. The results
showed that repairing a memory by adding a small number of redundant resources
or incorporating simple error correcting codes (ECC) allows for significant leakage
reductions while incurring negligible yield losses. The combination of redundancy
and ECC, however, allowed us to reach the bounds of the leakage reduction. In
particular, the latter approach was shown to be viable when variations are large and
the activity factor of memory is small.
The details of this investigation are reported in Chapter 4 of this thesis. The
results of this part of our work are reported in the above-mentioned paper (i.e., paper
No. 2).
1.2.4 Post-Silicon Tuning of Standby Supply Voltage for
Reduction of Parametric Yield Losses Due to Data-
retention Failures
We proposed a post-silicon standby supply voltage tuning technique for SRAMs
to compensate for the die-to-die process parameters variations, and thereby decrease
yield losses due to the parametric data-retention failures during the sleep mode. It
was shown that applying an identical standby voltage to all dies, regardless of their
specific process parameters variations, results in the failure of some dies, due to the
data-retention failures, and thus it entails significant yield losses. To avoid yield losses,
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we proposed to tune the standby voltage of each individual die to its corresponding
minimum level. A test algorithm was presented to identify the minimum applicable
standby voltage to each individual memory die after manufacturing. The effects of
adding redundant resources on the minimum applicable standby voltage to a memory
die was also investigated. Simulation results showed that yield can be enhanced
significantly by the combined effect of repairing and standby voltage tuning, even
when heavy process variations are present.
The details of this study are elaborated in Chapter 5 of this thesis. The following
paper is submitted based on the results from this part of our research:
3. A. Nourivand, A. J. Al-Khalili, and Y. Savaria, “Post-silicon tuning of standby
supply voltage in SRAMs to reduce yield losses due to parametric data-retention
failures,” accepted for publication in the IEEE Transactions on Very Large Scale
Integration (VLSI) Systems.
1.3 Organization of the Dissertation
The organization of this dissertation is as follows:
In Chapter 2, we provide the background on SRAM organization and operation,
and we discuss the challenges of SRAM design in nanoscale technologies. The design
paradox of low power and high yield is explained in this chapter.
In Chapter 3, results of fault injection and simulation of drowsy SRAMs are
presented, and the newly observed single-cell static and dynamic drowsy faults are
described. Then, a March test for detection of all drowsy faults as well as the simple
traditional faults is proposed.
Chapter 4 investigates the aggressive leakage reduction of SRAMs using different
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fault-tolerance techniques. A simulation methodology is presented for modeling the
tail distribution of cell failures at scaled voltages. Then, mathematical relations
are developed to compute the yield of a complete memory array from the failure
probability of a single cell at scaled rail-to-rail voltages. Finally, the simulation results
for a 64KB memory are presented, and the effectiveness of various fault-tolerance
techniques for leakage reduction of SRAMs with minimal yield loss is analyzed.
In Chapter 5, a post-silicon standby supply voltage tuning scheme for SRAMs is
presented to decrease yield losses due to the parametric data-retention failures during
the standby mode, while reducing the leakage currents effectively. An implementation
of the proposed tuning technique is demonstrated. The simulation results for the
inter-die distribution of minimum applicable standby voltage of memory dies, and
the corresponding yield enhancements by the proposed technique are presented.





In order to study the design for the low power and high yield dilemma in SRAMs,
an understanding of their organization and operation is required. Hence, in this
chapter, we first provide a brief description of SRAMs architecture and operation.
Then, the sources of power dissipation in SRAMs are discussed and the existing
leakage reduction techniques are reviewed. The impact of these techniques on the
stability of SRAM cells and the corresponding yield losses are evaluated.
2.1 SRAMs Organization and Operation
In the following, we briefly describe the organization and operation of SRAMs.
2.1.1 SRAMs Organization
An SRAM consists of an array of memory cells along with peripheral circuits that
enable reading from and writing into the array. The basic organization of an SRAM
array is shown in Figure 2.1. The memory array consists of 2n rows and 2m columns
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Figure 2.1. A typical SRAM organization.
to select one of the rows by activating its corresponding wordline (WL). To obtain a
proper aspect ratio (length:width), multiple data words are usually placed in one row
[12]. Thus, a column multiplexer (MUX) is used to select only the target data word.
Data words are usually a group of 16, 32, or 64 bits. For example, in a memory with
a 32-bit data width and 2m = 256 bits per row, each row contains 8 data words.
During a read operation, the bitlines (BL and BLB) are first charged to VDD
by the pre-charge circuit (see Figure 2.1). Then, the wordline of the accessed row is
activated and the BLs (BLBs) starts to discharge if their corresponding cell contains
data ‘0’ (‘1’). Sense amplifiers are used to detect a very low differential voltage










Figure 2.2. Conventional 6T SRAM cell.
unit usually triggers the sense amplifiers at the right time, so they capture and send
the correct data to the I/O drivers. For a write operation, the write drivers charge
or discharge the bitlines according to the input data and then the corresponding
wordline is activated to write the data into the cells.
2.1.2 SRAM Cells
SRAM cells have a latch type structure that enables them to retain their data as
long as the power supply is maintained. Different SRAM cells have been proposed in
the literature, e.g., 4-transistor (4T) [12], 6T [12], 8T [13, 14], 10T cells [15]. However,
the 6T cell is still the most popular option for embedded memory design at the present
time due to its small area and stable operation.
A schematic of the conventional 6T SRAM cell is shown in Figure 2.2. The two
pull-down transistors (MnR, MnL) and the two pull-up transistors (MpR, MpL)
comprise a pair of cross-coupled inverters which operates as a static latch to store
one bit of data [12]. Access to the storage nodes, T and F , for reading and writing is
enabled by wordline WL which controls the two access transistors MaR and MaL.
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The two bitlines, BL and BLB, transfer both the stored data and its inverse in and
out of the cell.
The size of the cell should be as small as possible to achieve high memory density
and high yield. However, reliable operation of the cell imposes some sizing constraints.
In particular, a careful sizing of the transistors is necessary to avoid a destructive read.
The read operation can be destructive because the access and the pull-down transis-
tors are in conflict during the read time and the voltage of the low storage node rises
to a voltage higher than ground. The cell ratio, defined as r = Wpull−down/Waccess,
controls the voltage rise and it must be large enough to prevent the voltage of node
‘0’ from rising above the driver transistor’s threshold voltage [12]. A reliable write
operation, on the other hand, is ensured if the access transistor can overcome the
pull-up transistor and pull down the voltage of storage node ‘1’ to a voltage lower
than the threshold voltage of the pull-down transistor. The cell pull-up ratio, defined
as q = Wpull−up/Waccess, must be small enough to ensure that the storage node voltage
is pulled below the driver transistor threshold voltage, allowing the cell to flip [12].
2.2 Leakage Power Dissipation in SRAMs
Power is dissipated as leakage and active switching in SRAMs. Due to a low
switching factor in SRAMs, leakage power tends to be the dominant part of the
power consumption [1, 6]. The subthreshold leakage current, gate-tunneling current,
and the reverse-biased junction current are known to be the major components of
the leakage consumption in sub-100nm technologies [16]. The results in this work are
based on simulations using an industrial 90-nm technology and a predictive 45-nm
technology (PTM) [17]. Our simulations show that the junction current is negligible











Figure 2.3. SRAM cell leakage currents during standby mode. The leaking transistors
are shown in dotted lines.
will consider only the subthreshold and gate leakage currents in this work. Figure 2.3
shows the main leakage contributors in a 6T SRAM cell.
2.2.1 Subthreshold Current
The subthreshold current in MOSFETs is the off-state leakage current from drain
to source of the device. As supply voltage scales down with technology, the transistor
threshold voltage is scaled down as well in order to maintain performance. Due to
the exponential dependence of subthreshold leakage current on the threshold voltage
[12], it is exponentially growing with technology scaling [6].
2.2.2 Gate-Tunneling Current
The gate-oxide thickness, tox, is rapidly decreasing with each technology node to
achieve higher speeds [6]. A thin gate-oxide layer of less than 2-3 nm can cause a
dramatic increase in gate-tunneling currents. However, the introduction of new gate-
dielectric materials with high dielectric constant (high-k) beyond 45nm technologies
has reduced the gate-tunneling currents significantly [18].
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2.3 SRAM Leakage Reduction Techniques
SRAM leakage reduction techniques can be broadly categorized into state-
preserving and non-state preserving. State-preserving techniques do not alter the
contents of the memory, while in non-state-preserving techniques the data is lost.
Non-state-preserving techniques generally save more leakage by completely removing
the power from SRAMs. The latter techniques are only applicable if a copy of the
data is retained in some other place, e.g., a higher level memory. Therefore, they can
be applied to write-through caches, for example. However, shutting off the memory
can incur a significant dynamic power overhead due to the induced misses that re-
quire accesses to higher level memories. Therefore, state-preserving techniques are
preferred for caches despite their lower leakage reduction capabilities [19, 20]. These
techniques have been widely applied to instruction and data caches at all hierarchy
levels, i.e., L1, L2, and L3 [19, 20, 21, 22].
Various techniques, e.g., voltage scaling [19], source biasing [23], and body biasing
[24] have been proposed in the literature to reduce leakage power of SRAMs by
switching the cells into a state-preserving low-leakage mode during the idle periods
[25, 26]. Scaling the rail-to-rail voltage of SRAMs, by voltage scaling or source biasing,
is a more attractive technique due to its lower cost and higher leakage savings [27].
Thus, in this work, we focus on the leakage reduction of SRAMs using the dynamic
voltage scaling and source biasing techniques.
2.3.1 Supply Voltage Scaling
Figure 2.4(a) shows the supply voltage scaling technique for a typical SRAM cell.
When the cell is in the active mode, i.e., Sleep = 0, the nominal supply voltage (VDD)














































Figure 2.4. (a) SRAM cell leakage currents at reduced supply voltage and (b) circuit
simulation results for leakage currents at reduced supply voltages for an SRAM cell
in a 45-nm technology at T = 27◦C.
by activating Sleep signal, where a low standby voltage (VDDL) is applied to the cell.
The leakage power is significantly reduced in the drowsy mode due to the decreases
in both subthreshold and gate leakage currents. The reduced leakage currents are
shown in gray in Figure 2.4(a). The leakage current versus supply voltage of a typical
SRAM cell in a 45-nm technology is shown in Figure 2.4(b). As can be seen, the
leakage currents reduce sub-linearly with the standby voltage.
Scaling of the supply voltage during the drowsy mode can be alternatively realized
by power gating the cells using a large sleep transistor as shown in Figure 2.5 [18].
This removes the need for an additional on-chip supply voltage, i.e., VDDL During
the drowsy mode, the large sleep transistor is turned off, and thus the virtual VDD
node starts to discharge due to the SRAM leakage currents. To stabilize the voltage
of virtual VDD node at a pre-defined level (VDDL), small bias transistor(s) are placed
in parallel with the sleep transistor (see Figure 2.5). To allow for post-silicon com-
pensation of process variations impact, the bias transistors are made programmable,













Figure 2.5. SRAM supply scaling by power gating. The programmable bias transistors
enable controlling of the virtual VDD.
2.3.2 Source Biasing
The rail-to-rail voltage of SRAM cells can be alternatively scaled by raising the
voltage of their source line. Figure 2.6(a) shows a typical SRAM cell with the source-
biasing technique. During the active mode the /Sleep signal is high and thus the
virtual GND node is tied to ground. To switch the SRAM to the drowsy mode,
the /Sleep signal is set low and a higher supply voltage (VSB) is applied to the
source-line of cells. Both the subthreshold and gate leakage currents are affected by
source-biasing. The reduced leakage currents are shown in gray in Figure 2.6(a). The
leakage current versus source biasing voltage (VSB) of a typical SRAM cell in a 45-nm
technology is shown in Figure 2.6(b). As can be seen, the leakage currents reduce
efficiently with the raising of the source-bias voltage.
Similar to the power gating, the SRAM cells can be ground gated to raise the
virtual ground voltage of cells. Figure 2.7 shows the ground gating technique, where
a sleep transistor is used to cut off the ground node of an SRAM array during the sleep
mode. As a result, the virtual ground node is charged to a predefined level (VSB) by
the leakage currents of the SRAMs, eliminating the need for an extra supply voltage.

















































Figure 2.6. (a) SRAM cell leakage currents at raised source-line voltage and (b) circuit
simulation results for leakage currents at raised source-line voltages for an SRAM cell
in a 45-nm technology at T = 27◦C.
compensate for the process variations effect on the virtual ground node voltage, bias
transistors are made programmable [18, 28].
2.3.3 Architectural Level Leakage Reduction Techniques
Architectural level leakage reduction techniques work together with the circuit
level techniques, presented in the previous section, to reduce the leakage power dissi-
pation. Voltage scaling and source-biasing techniques are equally applicable to SRAM
cells in all memory structures.
In general, cache leakage reduction techniques can be divided into two categories
[27]: i) passive leakage reduction and ii) active leakage reduction techniques. In
passive leakage reduction techniques, the whole memory is switched to the sleep mode
during the idle periods of the system. Whereas, in active leakage reductions, only
portions of the memory are dynamically switched between active and drowsy (sleep)
modes during the system run-time. At any time window, the accesses to memory are













Figure 2.7. SRAM ground gating. The programmable bias transistors enable to
control the virtual GND.
are idle, dissipating leakage power. Thus, active leakage reduction techniques achieve
a higher leakage reduction efficiency compared to the static techniques [29].
In active leakage reduction techniques, blocks of memory, at different granular-
ity, are dynamically activated and deactivated based on a mode management policy.
Coarse-grained techniques reduce the hardware overhead by employing policies that
apply to large blocks of cache, while fine-grained techniques suppress leakage at small
blocks of cache at the cost of extra overhead. In order to obtain the best power
saving results with the minimal performance penalty, the access profile of a memory
structure needs to be considered when determining the following parameters:
• Sleep granularity: the size of the smallest block of cells which can be switched
to the sleep mode independently, e.g., row-by-row, bank-by-bank.
• Mode management policy: the policy that manages the switching of memory
blocks between the active and sleep operating modes.
The cache management policies can be categorized as: 1) per-access wake-up, 2)




















With this policy, only the row (bank) that is going to be accessed is awakened,
and then it is put back in the sleep mode immediately after the access. This policy
is implemented in the data-retention gated-ground cache (DRG-Cache) [21] as shown
in Figure 2.8. In this scheme, all the cells in a row share a common sleep transistor
that is activated by the row’s wordline. Hence, the cells are turned on only during
the access times. Another leakage reduction architecture called segmented virtual
grounding (SVGND) [30] implements this policy by ground gating columns of cells.
This policy is the simplest, however it can incur large power overheads due to the
frequent switchings between active and sleep modes. For L2 caches, a row-by-row
drowsy scheme using the per-access wake-up policy is proposed in [21]. However,
power saving is reported to be only about 50% due to the large dynamic power







































VDD H VDD L
R
Figure 2.9. Leakage reduction technique using periodic sleep policy.
2.3.3.2 Periodic sleep
Due to the temporal locality of reference in caches, an accessed data line will most
probably be accessed again after a short period of time. Thus, it is more efficient
to keep an accessed line alive for a period of time after its first access. Periodic
sleep exploits this property in caches to reduce the power overhead by removing the
unnecessary switchings between the active and sleep modes. In this policy, when a line
(bank) is about to be accessed it is awakened and is kept in the active mode. However,
the whole memory is periodically put into the sleep mode by a global periodic signal.
The period of this signal is determined so that the optimum energy efficiency is
obtained [19]. This policy is implemented for a data cache in [19], and supply voltage
scaling is employed as the leakage reduction technique. The architecture of this
technique is shown in Figure 2.9. To store the state of each row, an SR latch is used,
which is reset when a row is accessed for the first time, applying V DDH to the row.
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Figure 2.10. Leakage reduction with wake-up counters.
the drowsy mode, by applying a lower supply voltage (V DDL). For L1 data caches,
authors in [19] reported that a fine-grained, i.e. row-by-row, drowsy scheme with
periodic sleep policy, achieves 60%− 75% leakage power reduction across SPEC2000
benchmarks [19].
2.3.3.3 Wake-up counter
Another technique to reduce the power overhead due to unnecessary switching
between active/sleep modes is to use a wake-up counter. Here, a counter is associated
with each bank (row) of the memory that switches it to the sleep mode if a certain
time interval elapses from its last access. This interval is determined as the break-even
point between leakage power and switching power overhead. Figure 2.10 shows the
operation of this technique on a block-based memory. The wake-up interval is assumed
to be 4 clock cycles in this example. The counter associated with a bank is reset if an
access is issued to a data in that bank, otherwise, the counter is incremented. When
counter counts up to 4, it activates the sleep signal of the bank, placing it in the sleep
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mode. The counter and the operating mode of Block4 are shown in Figure 2.10 for
a sample access scenario. At the first access to Block4, its counter is reset and thus
it is awakened. At the second access to Block4, the counter is reset and thus the
block is still kept in the active mode. Eventually, as there is no access to Block4 for
the next 4 cycles, it is automatically placed in the sleep mode. The sub-array based
drowsy scheme proposed for L3 caches [22] reported as about 95% leakage reduction
using 16 clock cycle wake-up intervals.
2.4 Yield Losses Due to the Introduction of a
Drowsy Mode to SRAMs
To maximize the leakage reductions in SRAMs, it is desirable to reduce the rail-
to-rail voltage of cells as low as possible during the standby mode [31]. However,
this also causes the SRAM cells to become less stable and thus fail to retain their
data reliably. Indeed, an SRAM cell is capable of retaining data as long as its static
noise margin (SNM) is positive. SNM of an SRAM cell is an accepted measure of the
stability, and is defined as the minimum dc noise voltage necessary to flip the state
of a cell. A graphical representation of SNM is presented by drawing the transfer
characteristic of a cell’s left inverter and the mirror transfer characteristic of its right
inverter and finding the side of the maximum square nested between these two curves
[32] as shown in Figure 2.11(a).
Switching memory cells to a drowsy mode, e.g., by lowering the supply voltage,
reduces their noise margin [33, 19], as shown in Figure 2.11(a). As can be seen, as long
as the SNM is larger than zero, the cell has two stable states, thus it retains its data.
At VDD = 200mV , SNM becomes zero and the regenerative effect of cross-coupled
inverters of an SRAM cell is disabled. At this supply voltage, the voltage of both
24


































































Figure 2.11. (a) Butterfly curve of a balanced cell at different supply voltages. SNM
of the cell is reduced to zero at VDD = 200mV , and (b) Waveforms for the voltage of
storage nodes, i.e., T and F , of a balanced cell as the supply voltage is reduced down
to zero.
storage nodes converge to a common stable point. The behavior of the storage nodes
of a perfectly balanced cell as the supply voltage is reduced down to zero is shown
in Figure 2.11(b), assuming that the initial state of the cell is ‘1’, i.e., T = 1.2V and
F = 0V (see Figure 2.2). As VDD is reduced, the true node (T ) follows it and the
false node (F ) remains at zero. However, below 300mV , T starts to deviate from
VDD, and eventually at VDD = 200mV , both nodes converge to a certain voltage and
the state of the cell is lost. The supply voltage at which the SNM of a cell shrinks to
zero is called its data-retention voltage (DRV).
Excessive process parameters variations and manufacturing imperfections in
nanoscale technologies are increasingly resulting in “weak cells” with a severely de-
graded stability [34, 35, 36]. Switching cells to a drowsy mode reduces the cells
stability, however, weak cells, which are inherently less stable, can be severely af-
fected. Introduction of a drowsy mode to SRAMs can result in failure of the weak
cells, and thereby degrade yield drastically. In the following, we explain the impact
of these two factors on the failure probability of SRAM cells.
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2.4.1 Impact of Process Variations on Drowsy SRAMs
As process geometries continue to shrink, controlling the variation in device pa-
rameters during fabrication is becoming increasingly difficult [10, 7]. The variations
in device features can be either due to systematic or random variations in the fabrica-
tion process. Systematic variations are classified as across-field and layout-dependent
variations [37]. Across-field systematic variations are caused by lithographic and etch-
ing sources such as dose, focus and exposure variations etc. [37]. These variations
exhibit a strong spatial correlation and thus cause discrepancies in the behavior of
identical devices at different locations on a photo-mask reticle. The layout-dependent
systematic variations, on the other hand, can cause two layouts of the same device to
have different characteristics even when they are located close to each other. System-
atic variations are predictable and can be modeled based on factors such as layout
structure and the surrounding topological environment [37]. Random variations, on
the other hand, are unpredictable and are caused by random uncertainties in the
fabrication process such as microscopic fluctuations in the number and location of
dopant atoms in the channel region, gate line-edge and line-width roughness, (LER)
and (LWR) respectively, [37]. Random variations can cause significant mismatch
among two identical devices placed next to each other. These random variations are
intrinsic to devices as they cannot be eliminated by external control of manufacturing
processes or layout techniques [37].
Depending on the scale of variations, they are classified as inter-die (die-to-die)
and intra-die (within-die) variations. Inter-die variations are caused due to systematic
variations from lot-to-lot, wafer-to-wafer, and within-wafer variations, and affect every
element on a chip equally (see Figure 2.12). However, intra-die variations are caused
by both the systematic and random variations and result in discrepancies among
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Figure 2.12. Inter and intra die variation modeling.
Traditionally, the inter-die fluctuations have been the main concern in CMOS dig-
ital circuit designs, and the intra-die fluctuations have been neglected [38]. However,
in new technologies the intra-die variations have exceeded the inter-die fluctuations
[38]. The intra-die variations contain both the systematic and the random compo-
nents of the process parameters variations. Random variations are more concerning
as the systematic variations can be minimized by layout techniques [37]. The ran-
dom variations effect the current drive capability of transistors by causing variations
in the threshold voltage and channel dimensions of the device. Threshold voltage
variation due to RDFs in the channel area is the most dominant source of variation
in current technologies [7]. Variation in the threshold voltage (V t) of transistors is
inversely proportional to the square root of the channel area [39] (see Figure 2.13).
With technology scaling, the random variations are becoming the dominant part of
intra-die variations. For example, σV t as large as 45mV is reported for the Intel’s
45-nm technology as shown in Figure 2.13. As minimum-size transistors are used in
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Figure 2.13. Random within-die variations in threshold voltage in 65-nm and 45-nm
technologies. Adapted from [7] (Copyright 2008 Intel).
SRAMs to obtain a high density, the random variations are accentuated causing sig-
nificant fluctuations in the cells performance, stability, and leakage. These variations
pose a growing threat to the yield of memory chips [40].
Process parameters variations impact the data-retention capability of SRAM cells
by shifting the parameters of its transistors. In particular, mismatches among transis-
tors of a cell result in an imbalanced cell with a much weaker data-retention capacity.
The butterfly curves of an asymmetric cell are shown in Figure 2.14(a) as an exam-
ple. As can be seen, the SNM on the left and right lobes of the curve are different.
Hence, the cell’s SNM is defined as their minimum. In this cell, as VDD is reduced,
SNMlow decreases to zero before SNMhigh (see Figure 2.14(a)). If VDD is reduced
beyond this point, the cell flips to its more stable state, i.e., ‘0’. Therefore, the DRV
of an asymmetric cell is defined as the VDD at which the minimum of SNMhigh and
SNMlow becomes zero. Figure 2.14(b) shows the behavior of the storage nodes of
this asymmetrical cell as the supply voltage is reduced down to zero, assuming that
the initial state of the cell is ‘1’, i.e., T = 1.2V and F = 0V . As VDD is reduced, the
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Figure 2.14. (a) Butterfly curves of an imbalanced cell at different supply voltages.
SNMlow is reduced to zero before SNMhigh at VDD = 270mV . and (b) waveforms
for the voltage of storage nodes, i.e., T and F , of an imbalanced cell as the supply
voltage is reduced down to zero.
true node (T ) follows it and the false node (F ) remains at zero. However, when the
supply voltage falls below 270mV , the cell flips to state ‘0’. Thus, the DRV of this
imbalanced cell is higher than that of a balanced cell.
In practice, inter-die (die-to-die) and intra-die (within-die) variations in process
parameters result in a statistical distribution of DRV of SRAM cells [41, 42, 43]. For
example, the histogram of DRV obtained by 5000 Monte Carlo (MC) simulations in a
45-nm technology is shown in Figure 2.15. The maximum applicable source-bias volt-
age to such a memory array is determined by the cell which has the smallest VSBmax.
Therefore, the upper bound of DRV from this histogram needs to be determined as
the minimum V DDL that can be applied to this memory [44, 45].
2.4.2 Impact of Defects on Drowsy SRAMs
Most faults in memory circuits are caused by spot defects (SD). SDs can be
modeled as spots of extra, missing or undesired material, and can cause undesired
29


























Figure 2.15. Histogram of the DRV from a 5000 point Monte Carlo simulation of
SRAM cells in a 45-nm predictive technology node.
shorts or opens in circuits [46]. Manufacturing defects can significantly impact the
data-retention capability of SRAM cells. Strong opens, i.e., Rop → ∞, or strong
shorts, i.e., Rsh ≈ 0, usually cause an SRAM cell to malfunction during normal
operating conditions, and thus they are detected by March algorithms performed at
the active operating mode. However, defects can still connect nodes weakly by having
a finite parasitic resistance, causing weak opens or weak shorts/bridges. Such weak
defects let the SRAM cells still function, although poorly. However, they can turn
into a strong fault at deteriorated operating conditions, e.g., reduced supply voltage
during the drowsy mode.
For example, a defective SRAM cell with a resistive open defect in the pull-up
path, as shown in Figure 2.16(a), will fail to retain its data at higher standby voltages
compared to a healthy cell, due to smaller currents from the pull-up path. Hspice
simulation results for the voltages of storage nodes, i.e., T and F , of a healthy cell
and such a defective cell, assuming Ropen = 30MΩ, are shown in Figure 2.16(b). As
can be seen, a healthy cell is capable of retaining data during the drowsy mode, when
the supply voltage is reduced down to 0.4V . However, the defective cell loses its data


















































Figure 2.16. (a) A resistive open defect in pull-up path of a 6T SRAM cell, (b)
simulation results showing the reduction of DRV in defective SRAM cells.
2.4.3 Importance of Extremal Events in Large SRAMs
SRAMs are a yield limiter in modern integrated circuits due to their large sili-
con area. Modern processors and SoCs contain large embedded SRAM blocks with
millions of replicated bitcells. Even an extremely small failure probability of cells
can be magnified by the large number of SRAM cells. A memory array without a
repair mechanism will be rendered nonfunctional if it contains even a single failing
cell. Thus, even very small cell failure probabilities can translate to significant yield
losses in large SRAM arrays. For example, for a 1Mb memory array, a cell failure
probability as low as 10−8 can result in 1% yield loss. Cell failures can occur due to
either the manufacturing defects or the excess process parameters variations. Hence,
in large memory arrays, with millions of replicated bitcells, the rare variation events
resulting in cells with a DRV extremely deviated from its typical value needs be taken
into account.
In fact, a close examination of Figure 2.15 reveals that DRV distribution tends to
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exhibit a heavy right tail, which is not fully represented due to the limited number of
MC simulations. The rare events in the tail of this distribution might not be an issue
in small memory arrays, as their probability of occurrence is extremely low. However,
the probability of these rare events can be magnified in large memory arrays due to
the large number of cells on a single chip [47, 48]. If the applied standby supply
voltage (VDDL) to a memory array exceeds DRV of these rare event cells, they will
fail to retain their data during the sleep mode, resulting in the DRFs. These cell
failures, in turn, can cause the whole array to fail, entailing significant yield losses.
For example, with a small 64KB memory, even a cell failure probability as low as
1.9× 10−8 will result in 1% yield loss.
2.4.4 Yield-Leakage Tradeoff in SRAMs
As mentioned earlier, to reduce leakage currents more efficiently, it is desirable to
push the drowsiness level of cells as high as possible, by lowering the supply voltage.
However, due to a long tail distribution of cells’ DRV, the cell failure probability,
and thereby array failure probability, can drastically increase as the cells’ voltage
is reduced, causing large yield degradations. As the standby voltage is reduced for
more aggressive leakage reduction, larger yield losses will be entailed. Thus, there is
a trade-off between leakage reduction and yield of SRAMs. Efficient techniques are,
therefore, essential for a yield-aware leakage reduction of SRAMs.
2.5 Summary
In this chapter we briefly described the organization and operation of SRAMs.
Then, two of the major challenges of SRAM design in nanometer era, namely excess
leakage power dissipation and yield losses due to the process parameters variations
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and manufacturing imperfections, are discussed. Different circuit and architectural
level leakage reduction techniques for SRAM are reviewed. The impact of these
techniques on the cells robustness are discussed. In particular, we showed that leakage
reduction by voltage scaling can also result in diminished data-retention capability,
and thus increase the probability of data-retention failures during the standby mode.
In summary, the discussions presented in this chapter justify the need for a yield-
aware leakage power reduction of SRAMs, for which we make an attempt to provide
solutions in the following chapters.
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Chapter 3
New Fault Models and Their
Impact on Low Leakage Drowsy
SRAMs
New fault behaviors can arise by introducing drowsy mode to SRAMs. These
new faults may not be fully covered by test algorithms/techniques that are applied at
normal operating conditions. Nevertheless, they can cause failure in the memory when
it is switched to the drowsy mode. Therefore, it is imperative to test memories at all
operating modes, in order to minimize the defects per million (DPM). In this chapter,
we develop fault models for the erroneous behaviors that emerge when SRAMs are
switched to a drowsy mode. Then, based on the derived models, a new March test is
proposed that is capable of detecting all drowsy faults as well as the simple traditional
faults.
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3.1 Impact of Defects on Drowsy SRAMs
Most faults in memory circuits are caused by spot defects (SD). SDs can be
modeled as spots of extra, missing or undesired material, and can cause undesired
shorts or opens in circuits [46]. Depending on their conductivity in memory chips,
SDs cause alterations that can be categorized into one of the following three groups:
1. Open: An undesired resistance Rop within a connection, where 0 < Rop <∞.
2. Short: An undesired resistive path between a node and VDD/GND. The resistor
value, called Rsh, is given by 0 ≤ Rsh <∞.
3. Bridge: An undesired resistive path between two nodes other than VDD/GND.
The resistor value, called Rbr, is given by 0 ≤ Rbr <∞.
Defects with a finite resistance are called resistive defects.
Strong opens, i.e., Rop →∞, or strong shorts and bridges, i.e., Rsh ≈ 0 or Rbr ≈ 0,
usually cause an SRAM cell to malfunction and thus, they are easily detected by
March algorithms. However, defects can still connect nodes weakly by having a finite
parasitic resistance, causing weak opens or weak shorts/bridges. Such weak defects
let the SRAM cells still function, although poorly. Based on the severity of the
symptoms of a defect, memory faults are categorized as [46]:
1. Strong fault (sF ): A fault which is fully sensitized by an operation, i.e., a
read/write operation fails.
2. Weak fault (wF ): A fault which is partially sensitized by an operation; e.g., a
defect that creates a small disturbance of the voltage of the true node (T) of
the cell.
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This means that in the presence of weak faults, all operations, i.e., read and write,
pass correctly. However, a weak fault has the potential to turn into a strong fault at
deteriorated operating conditions, e.g., reduced supply voltage during drowsy mode.
Defects can impact two important characteristics of SRAM cells which are detri-
mental for the fault-free operation as well as the performance of drowsy memories:
(i) the minimum standby voltage that SRAM cells can tolerate without losing their
data, so-called the data retention voltage (DRV), and ii) the minimum time required
to transition from drowsy to active mode, called the wake-up time.
3.1.1 Data Retention Voltage (DRV) of Defective Cells
Leakage currents of SRAMs are reduced sub-linearly with the reduction of supply
voltage. Hence, it is desirable to reduce the standby voltage down to the DRV of
healthy cells to save as much leakage power as possible. However, the more the
supply voltage is reduced, the weak faults are more sensitized, resulting in failures.
This is because the minimum tolerable standby voltage of a weak cell depends on
the location and the resistance value of its defect. Generally, the larger the parasitic
resistance of an open defect is, the higher the cell’s minimum standby voltage will
be. This means that a cell with a large open defect fails at higher standby voltages
compared to a cell with a small defect. In addition, a defect is sensitized at different
standby voltages depending on its location in the cell. Therefore, the level of the
standby voltage determines whether a defective cell will exhibit faulty behavior if it
is switched to the drowsy mode.
To determine the influence of location and resistance value of defects on the min-
imum standby voltage of SRAM, we did fault injection and simulation on a typical
SRAM cell for an open defect in pull-up path of the cells as shown in Figure 3.1(a).









































Figure 3.1. (a) A resistive open defect in pull-up path of a 6T SRAM cell, (b) Shmoo
plot showing pass/fail status of an SRAM cell for two parameters: i) resistance of
open defect and ii) standby voltage.
distributed over a logarithmic scale. At each resistance value, standby supply voltage
is swept from 0 to nominal VDD, i.e., 1.2V , by increments of ∆ = 10mV , and the cell
is tested for all drowsy faults. That is: i) we write ‘1’ (‘0’) to the cell, (ii) switch it
to the drowsy mode and pause, and iii) awaken the cell and read. The pass/fail test
results of the defective cell at each resistance and standby voltage are presented in
the shmoo plot of Figure 3.1(b), as an example. Similar shmoo plots can be obtained
for other defects.
The results show that at a given standby voltage, the defective cells can still
operate properly, if their defect resistance is below a critical level. For example,
at VDDL = 0.8V , cells with an open defect, where Ropen ≤ 1MΩ, will still operate
properly, while all the cells with Ropen > 1MΩ will fail. The critical resistance of
each defect is an increasing function of the standby voltage (VDDL). This means
that at low standby voltages, even cells with a small defect will fail. The plot also
shows that for Ropen > 100MΩ, the defect becomes a hard defect causing a failure,
i.e., data retention fault (DRF), even in the active mode. As can be expected, at
VDDL < DRV = 220mV all cells, including healthy cells, fail.
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According to the above analysis, if a chip with Ncells SRAM cells is tested to be
free of strong faults, i.e., no faulty behavior in the active mode, it does not contain
defective cells with a resistance value larger than a certain threshold, e.g., 100MΩ.
However, it is still quite possible that the chip contains some cells with weak defects,
i.e., defects with a resistance smaller than a certain value, e.g., 100MΩ, which have
escaped tests. However, if the chip is switched to drowsy mode, these weak cells may
exhibit drowsy faults depending on the level of standby voltage and the resistance
value of their defect. As can be seen in Figure 3.1(b), the cumulative number of failing
cells increases with the reduction of the standby voltage. Hence, larger number of
weak cells will fail as the standby voltage is lowered for larger leakage reductions.
This establishes a tradeoff between leakage reduction and yield of drowsy SRAMs.
3.1.2 Wake-up Time
To ensure a fault-free operation, the supply voltage and the voltage of storage
nodes of SRAM cells should be restored to their nominal values, before a read/write
operation. When a cell is switched from drowsy to active mode, it takes a certain
time, called its wake-up time, for all the nodes to restore their nominal voltages.
To avoid faults, drowsy memory cells should be woken-up a certain number of clock
cycles, called wake-up latency, before the next access.
The wake-up time of defective cells can be much longer than that of healthy cells.
For instance, the simulation results for the voltage of storage nodes, i.e., T and F ,
of a healthy cell and a defective cell with a resistive open defect in the pull-up path
of the cell (see Figure 3.1(a)), where ROC1 = 1MΩ, are shown in Figure 3.2. For the
healthy cell, the wake-up time, i.e., the time required for storage nodes to restore their
nominal values, is less than 2ns. Whereas that of the defective cell is considerably
larger (∼ 10ns). As mentioned earlier, a wake-up latency of 1-2 clock cycle(s) is
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Figure 3.2. Simulation results showing the difference in wake-up time of a healthy
cell and a defective cell.
usually considered for drowsy SRAMs, which can usually be hidden in the memory
access cycle without incurring any performance penalty [22]. Thus, if such a defective
cell with a wake-up time longer than 1-2 clock cycle(s) is accessed immediately after
wake-up, there will be a chance of failure due to the unsettled internal voltages. To
avoid failures, a larger wake-up latency may be considered. However, it can also
result in a remarkable performance penalty. [22]. Thus, the most efficient way to
address these failures, which can frequently happen in drowsy SRAMs, is to detect
and replace them with spare resources.
3.2 Simulation Methodology
In this work, we performed fault injection and simulation for SRAMs to investigate
their behavior when switched to drowsy mode. To do this, we first designed a 6T
SRAM cell using standard threshold voltage (SVT) transistors from STM 90-nm
technology. Minimum feature size transistors are used for pull-up PMOS and access
NMOS transistors (see Figure 3.1(a)). For pull-down NMOS transistors, minimum
length is used. However, their width is set so that a cell ratio and write ratio of 2 and
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1 are obtained, respectively, i.e., Wn/Wa = 2, and Wp/Wa = 1, where Wn, Wa,
and Wp, are the width of pull-down, access, and pull-up transistors.
We created a 2Kb SRAM block (64 rows by 32 columns) by replicating the de-
signed sram cell. The cells of each column share the precharge, column multiplexer,
write driver, and sense amplifier circuits. The simulation setup is shown in Figure 3.3.
To account for the parasitics of the power grid network, we modeled it as lumped re-
sistor, inductor, and capacitance elements. Typical values of R = 30Ω, L = 3nH, and
C = 10pF are assumed for the power grid parasitics [49]. The wire capacitance of
the virtual VDD node (V V DD), wordlines, and bitlines is estimated as 500fF , 10fF ,
and 30fF respectively by performing a netlist extraction of the 2Kb SRAM layout.
During the normal operation, the Standby signal is low and thus nominal VDD is
applied to the memory block through the PMOS transistor Psleep. By asserting the
Standby signal, the NMOS transistor Nsleep is turned on and the reduced standby
voltage VDDL is applied to the block. The Psleep transistor should be sized large
enough to avoid write-time penalties and also to achieve a fast wake-up time. During
a write operation, a row of cells are selected by the corresponding WL signal and
then the data is written to the cells. In the worst-case scenario, where the state of
all the cells need to be flipped, Psleep should provide current for the pull-up PMOS
transistors of all 32 cells in a row. Thus we generously size the Psleep transistor as
10 times the lump size of all the pull-up transistors, i.e., 10 × 32 × 0.1µm ≈ 30µm.
The Nsleep transistor can be sized much smaller as it only requires to supply the data-
retention current of cells during the standby mode. We set the size of Nsleep transistor
to 3µm.
We injected defects to one of the SRAM cells in the block and performed HSPICE
simulations to identify the faulty behaviors which are sensitized by the drowsy oper-
ating mode. In the following, we first describe the defect space and fault modeling
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Figure 3.3. Simulation setup.
methodology that we have used in this work. Then, newly observed fault behaviors
are explained in detail. It should be noted that our simulations show that different
sizing of SRAM cell transistors does not alter the fault injection and simulation results
qualitatively, and the reported faults are observed at all sizing. However, the resis-
tance ranges of defects and the level of standby voltage at which a fault is sensitized
vary quantitatively.
3.3 Fault Modeling and Notation
In 6-transistor (6T) SRAM cells, most of the short defects, even with a large
parasitic resistance, alter the read/write operation of the cell, and thus are usually
detected by the traditional March tests. However, detection of open defects in 6T
SRAM cells is known to be a challenging and time-consuming task [50, 35]. Resistive-
open defects are known to be a major cause of weak faults in SRAMs which tend to
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escape traditional March tests [51, 52, 35, 50]. Two categories of open defects in
SRAM cells are undetectable using only traditional March tests. The first category
includes opens that cause data retention faults (DRFs). The second category of open
defects result in SRAM stability degradation causing stability faults [35, 50]. These
degraded SRAM cells, called weak cells [35], can usually function properly in normal
operating conditions, and thus, no faulty behavior emerges during a regular March
test. However, under adverse conditions, i.e., the conditions contributing to some
stability degradation, such as a reduced supply voltage during standby mode, these
cells may malfunction. Therefore, in this work, we will focus only on resistive-open
defects, which exhibit no faulty behavior in normal mode of operation, while they
cause faulty behavior with the introduction of a drowsy mode to the memory. The
significance of resistive-open defects has considerably increased in recent technologies,
due to the large number of interconnect layers and a growing number of connections
between them. We adopt the fault modeling methodology presented in [46] in order
to experimentally analyze the faulty behaviors that can be caused by open defects in
drowsy SRAM cells.
3.3.1 Open Defects in SRAM Cells
All possible open defects in an SRAM cell, denoted as OC, are shown in Figure 3.4.
In this circuit diagram, each branch is labeled by a potential resistive open defect
by the notation OCx and OCxc, where x denotes the node number. Due to the
symmetric structure of the SRAM cell, opens at locations OCx and OCxc will show
a complementary fault behavior [46]. Therefore, we consider only opens at OCx





























Figure 3.4. All possible open defects in a 6T SRAM cell.
3.3.2 Functional Fault Models
Functional faults are defined as the deviation of the observed memory behav-
ior from the expected one under an operation sequence [53]. Functional fault models
(FFMs) e.g., stuck-at faults, data-retention faults, are defined to describe fault behav-
ior of SRAMs [53]. Fault primitives (FPs) mathematically define FFMs by specifying:
(1) a sensitizing operation sequence (S), and (2) the observed faulty behavior. FPs
can be classified according to the number of different cells accessed by a S, i.e., #C,
and according to the number of different operations performed in an S, i.e., #O, [53].
Depending on #C, FPs are divided into the following classes:
• Single-cell FP: If #C = 1, then the FP sensitized by the corresponding S is
called a single-cell FP.
• Coupling FP: If #C > 1, then the FP sensitized by the corresponding S is
called a coupling FP.
Depending on #O, FPs are divided into the following classes:
• Static FP: If #O = 1, then the FP sensitized by the corresponding S is called
a static FP.
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• Dynamic FP: If #O > 1, then the FP sensitized by the corresponding S is
called a dynamic FP.
In this work, we investigate only single-cell FPs, i.e., #C = 1. Dynamic faults
are faults sensitized with more than one operation (i.e., #O > 1), and thus there is
an infinite number of them. However, it has been shown that the probability that
some defects can only be sensitized with large values of #O is very low, and two-
operation dynamic faults are the most popular faults in state-of-the-art memories
[53]. Therefore, we restrict ourselves to the case where at the most two operations in
sequence are required to catch a defect, i.e., #O = 2.
3.3.3 Fault Notation
We adopt the notation presented in [54] and [53] to describe FPs, and a similar
naming convention to describe FFMs. Each FP represents a certain fault behavior
and is denoted as 〈S/F/R〉. Here, S is the sensitizing operation sequence, and is
composed of one or more operations which are sequentially performed on an SRAM
cell to sensitize a fault. F denotes the data value of the faulty SRAM cell after
applying the S to it. There are some faults, however, in which the cell’s data is
not altered, whereas the value read out from the cell is incorrect. Hence, R is used
to denote the read-out value from the cell, in case the last operation in S is a read
operation. Thereby, the observed faulty behavior is denoted by F and R collectively.
In the FP notation, S is a sequence of operations which belong to
{0, 1, w0, w1, r0, r1, dr0, dr1,∀}, where 0 (1) denotes a zero (one) logic value, w0/w1
and r0/r1 denote write and read operations. dr0 (dr1) describes a drowsy operation,
i.e., switching a cell to the drowsy mode and back to the active mode, with a data
‘0’ (‘1’). ∀ denotes any operation. For instance, dr1r1 denotes that a cell with data
value ‘1’ is switched to drowsy mode and then is woken-up, and a read 1 operation is
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performed on it immediately after wake-up. Since the duration of time that the cell
spends in the drowsy mode is not crucial to sensitize the fault, it is not indicated in
the notation. However, a minimum time is still required to allow the cell to reach
its early drowsy state before wake-up. If a certain duration of time is essential for
sensitizing the fault it is denoted with a subscript P in the notation of the operation.
For example, dr1P denotes that a cell with data value ‘1’ is switched to drowsy mode
and is kept in that mode for period P .
Similarly, F denotes the data value of the faulty cell after applying S to it. F ∈
{0, 1, X}, where 0 (1) denotes a zero (one) logic value, and X denotes an undefined
logic value.
Finally R denotes the output value of the cell in case the last operation in S is a
read operation. R ∈ {0, 1, X,−}, where ‘0’ (‘1’) denotes a zero (one) read-out value,
X denotes an unknown logic value, and ‘−’ is used when the output data is either
not applicable or don’t-care. E.g., if S = dr1w1, then no data is read out from the
memory, and thus R is not applicable.
3.4 SRAM Drowsy Faults Due to Resistive-Open
Defects
We performed fault injection and simulation for each of the open defects shown in
Figure 3.4. Each open defect is modeled as a resistance with a value logarithmically
distributed over the 0 to 1TΩ range, incrementing as 100, 1K, 10K, etc. As will
be shown later, the applied standby voltage determines if a defect, with a certain
resistance value, will result in a faulty behavior. Thus, we set the standby voltage
as low as VDDL = 0.3V , which is slightly above the DRV of healthy cells, so that all
the potential faults are sensitized. At each resistance value, all possible operations,
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Table 3.1. Single-Cell Static and Dynamic Faults In Drowsy SRAM Due To PODs.
Defect Location Resistance Fault Behavior Comp. Behavior Type FFM
OC1, OC2 I wF wF − −
II 〈dr1r1/0/−〉 〈dr0r0/1/−〉 Dynamic Drowsy Read Destructive Fault (DRDF)
〈dr1r1/0/1〉 〈dr0r0/1/0〉 Dynamic Drowsy Deceptive Read Destructive Fault (DDRDF)
〈dr1r1/1/0〉 〈dr0r0/0/1〉 Dynamic Drowsy Incorrect Read Fault (DIRF)
III 〈dr1/0/−〉 〈dr0/1/−〉 Static Drowsy Transition Fault (DTF)
〈dr1P/0/−〉 〈dr0P/1/−〉 Static Drowsy Data Retention Fault (DDRF)
〈1P/0/−〉 〈0P/1/−〉 Static Data Retention Fault (DRF)
OC5 I wF wF − −
II 〈dr1r1/0/−〉 〈dr0r0/1/−〉 Dynamic Drowsy Read Destructive Fault (DRDF)
〈dr1r1/1/0〉 〈dr0r0/0/1〉 Dynamic Drowsy Incorrect Read Fault (DIRF)
III 〈dr1/0/−〉 〈dr0/1/−〉 Static Drowsy Transition Fault (DTF)
〈dr1P/0/−〉 〈dr0P/1/−〉 Static Drowsy Data Retention Fault (DDRF)
〈1P/0/−〉 〈0P/1/−〉 Static Data Retention Fault (DRF)
OC11 I wF wF − −
II 〈dr1r1/0/−〉 〈dr0r0/1/−〉 Dynamic Drowsy Read Destructive Fault (DRDF)
〈dr1r1/1/0〉 〈dr0r0/0/1〉 Dynamic Drowsy Incorrect Read Fault (DIRF)
〈dr1r1/0/1〉 〈dr0r0/1/0〉 Dynamic Drowsy Deceptive Read Destructive Fault (DDRDF)
〈dr1r1/X/−〉 〈dr0r0/X/−〉 Dynamic Drowsy Undefined State Fault (DUSF)
III 〈dr1P/X/−〉 〈dr0P/X/−〉
Static Drowsy Data Retention Fault (DDRF)〈dr1P/0/−〉 〈dr0P/1/−〉
〈dr1/0/−〉 〈dr0/1/−〉 Static Drowsy Transition Fault (DTF)
〈1P/X/−〉 〈0P/X/−〉
Static Data Retention Fault (DRF)〈1P/0/−〉 〈0P/1/−〉
where #C = 1 and #O ≤ 2, are examined in the presence of an open defect. Our
simulations show that a drowsy operation sensitizes only faults due to open defects at
locations: OC1, OC2, OC5, and OC11. At large parasitic resistances, these defects
result in a failure in both active and drowsy modes. However, at lower resistance
values, they start to cause failures only when the memory is switched to drowsy
mode. The other open defects, depending on their resistance value, either cause a
failure in active mode, or do not cause a failure at all, i.e., they are not sensitive
to supply voltage reduction. The aforementioned open defects are all related to the
pull-up PMOS devices, thus we refer to them as PMOS open defects (PODs) [50].
Simulation results of single-cell static and dynamic FFMs, where at least one
operation in S is a drowsy operation, are listed in Table 3.1. We list only the defects
which have resulted in a new faulty behavior when the cell is switched to drowsy
mode. Hence, this table summarizes all the observed new drowsy faults for each
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POD. The first column in this table gives the location of the defect. Simulation
results show that (OC1, OC2) exhibit identical fault behavior when at the same
resistance regions. Thus, they are listed on the same row in Table 3.1. The second
column lists the resistance regions in increasing order of resistance value (from 0 to
1TΩ). Note that the resistance regions are not identical for all defects. For example,
the resistance region II of defect (OC1, OC2) and OC11 is from 100KΩ−1MΩ, while
that of defect OC5 is from 200MΩ − 1GΩ. The third and fourth columns give the
fault behavior and the complementary fault behavior of each defect, respectively. The
complementary fault behavior of a defect OCx is the fault behavior caused by an OCxc
defect (see Figure 3.4). Each faulty behavior is reported in terms of a fault primitive
(FP), if a strong fault is sensitized. FP notation presented in Subsection 3.3.3 is used
to describe a strong fault. If a fault is only partially sensitized, then it is denoted
as a weak fault (wF ). The fifth column classifies the sensitized fault as static or
dynamic. Finally, the FPs are translated into FFMs and are listed in the last column
of Table 3.1.
The FFMs are divided into static and dynamic FFMs and are described in the
following.
3.4.1 Static Drowsy Faults (SDF)
New static fault behaviors appear in the memory due to the introduction of the
drowsy mode. For example, when a cell with an OC1 defect (see Figure 3.4) and a
parasitic resistance ROC1 = 60MΩ, is switched to the drowsy mode, the state of the
cell flips after a certain time. The circuit simulation results for this particular fault
are shown in Figure 3.5(a). The initial logic value of the cell is ‘1’, however due to the
OC1 defect, T is around 0.8V . At t = 100ns, the cell is switched to the drowsy mode
by lowering the virtual VDD node (V V DD) to VDDL = 0.5V . Node T starts to follow
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Figure 3.5. HSPICE simulation results of a defective cell exhibiting (a) a drowsy
data-retention fault (DDRF) and (b) a drowsy transition fault (DTF).
V V DD, however it continues to decrease below 0.5V and eventually at t ≈ 3.5µs the
state of the cell flips (T falls to zero and F rises to 0.5V ).
This fault is a data retention fault, which is caused by the leakage currents of
NMOS transistor MnL (see Figure 3.1(a)). In a healthy cell, the on current of pull-up
PMOS transistor MpL is much larger than the leakage of MnL, and thus node T is
kept charged all the time. However, if the on current of MpL is diminished due to an
OC1 defect, such that it can no longer compensate for the leakage currents of MnL,
node T gradually discharges to ground.
To sensitize this fault, the defective cell, with the initial value ‘1’, should be
switched to the drowsy mode and kept in that mode for a certain period (P ). Thus,
the sensitizing operation sequence for this fault can be expressed as dr1P . The sub-
script P denotes the drowsy time required for this fault to emerge, which is in the
range of 100ns-1ms. After the cell spends this period (P ) in drowsy mode, its value
(F ) flips to ‘0’. Since there is no read operation in S, R is denoted as not applica-
ble in the FP notation, i.e., ‘-’. Thus, this fault can be represented as 〈dr1P/0/−〉
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(〈dr0P/1/−〉). This FFM, called drowsy data retention fault (DDRF), can be caused
by any of the PODs as shown in Table 3.1.
Another new fault behavior is the drowsy transition fault (DTF), where the state
of the cell flips when it is woken-up. The simulation results of a cell with an OC1
defect with a parasitic resistance (40MΩ), which exhibits this fault, are shown in
Figure 3.5(b). Note that this defective cell exhibits no faulty behavior during active
mode. The initial logic value of the cell is ‘1’ (T = 1.2V ). When it is switched
to drowsy mode (VDDL = 0.5V ), node T falls to a voltage slightly below 0.5V , and
stays at that level during the drowsy period. However, when the cell is woken-up at
t = 2ns (see Figure 3.5(b)) by rising the supply voltage to 1.2V , node T does not
rise as expected. Instead, after a short period (at t ≈ 4ns) the state of the cell flips
(T falls to zero and F rises to 1.2V ). This is due to the imbalance in the cell caused
by OC1 defect on its left side. Actually, the cell functions as a sense amplifier during
wake-up. Although the differential voltage on the two sides of the cell is in favor of
node T , the imbalance due to the OC1 defect causes the node F to eventually prevail.
This fault is sensitized by switching the defective cell, with initial value ‘1’, to
the drowsy mode and waking it up, hence, S = dr1. The duration of the pause in
the drowsy mode is not important for sensitizing this fault, thus it is not indicated
in the notation. F is denoted as ‘0’ in the FP, which means that the cell flips after
the wake-up. There is no read operation in S again, hence R is denoted as ‘-’. Thus,
this fault is represented as 〈dr1/0/−〉 (〈dr0/1/−〉) in Table 3.1, and can be caused
by any of the PODs.
To summarize, the following single-cell static FFMs are derived, based on the fault
simulation results of PODs:
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3.4.1.1 Drowsy Data Retention Fault (DDRF)
A cell is said to have a drowsy data retention fault (DDRF) if it fails to retain its
data after spending some period of time P in the drowsy mode. DDRF consists of
four FPs: 〈dr1P/0/−〉, 〈dr0P/1/−〉, 〈dr1P/X/−〉, and 〈dr0P/X/−〉; and it can be
caused by any of the PODs.
3.4.1.2 Drowsy Transition Fault (DTF)
A cell is said to have a drowsy transition fault (DTF) if its data transitions from x
to x¯, when the cell is woken up. DTF consists of two FPs: 〈dr1/0/−〉 and 〈dr0/1/−〉;
and it can be caused by any of the PODs.
3.4.2 Dynamic Drowsy Faults (DDF)
As discussed in Section 3.1, due to the frequent switching of SRAM cells between
active and drowsy modes in drowsy caches, dynamic faults can potentially occur due
to a read/write operation performed immediately after (before) a transition from
(to) the drowsy mode. The above mentioned faults involve more than one operation
in sequence, thus they are dynamic faults. As the sensitizing operation includes a
drowsy operation, we call them dynamic drowsy faults (DDF). There are four types
of 2-operation sequences involving a drowsy operation:
1. w1dr1 (w0dr0) : A drowsy operation performed immediately after a write op-
eration.
2. r1dr1 (r0dr0) : A drowsy operation performed immediately after a read oper-
ation.
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Figure 3.6. (a) Simulation results of a defective cell exhibiting (a) a drowsy read-
destructive fault (DRDF) and (b) a drowsy incorrect read fault (DIRF).
3. dr1w0 (dr0w1) : A write transition operation performed immediately after
wake-up.
4. dr1r1 (dr0r0) : A read operation performed immediately after wake-up.
We performed fault simulations of all POD defects, with a parasitic resistance
logarithmically changing from 100Ω-1TΩ, i.e., 100, 1K, 10K, etc., with the above
operation sequences. The simulation results are compiled in Table 3.1. The results
show that only a read operation performed immediately after wake-up is resulting in
new fault behaviors. No faulty behaviors were observed when a cell is switched to
drowsy mode immediately after a read/write operation. Neither, a write operation
after wake-up causes a fault. This is due to the fact that only a read operation
performed immediately after wake-up further disturbs a defective cell while it is in a
transitional mode, causing it to fail.
New fault behaviors appear when performing a read operation immediately after
wake-up. The simulation results for an OC1 defect (see Figure 3.4) with a parasitic
resistance (ROC1 = 2MΩ), which exhibits a new fault behavior, are shown in Fig-
ure 3.6(a). At nominal supply voltage, i.e., 1.2V , this cell exhibits no faulty behavior.
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Initially, logic value ‘1’ is written to the cell. Then, it is switched to drowsy mode
by lowering the voltage of virtual VDD node to VDDL = 0.5V . The cell retains its
data when in the drowsy mode, and there is no drowsy transition fault (DTF) when
it is woken-up. However, when a read operation is performed on the cell 2ns after
wake-up, i.e., at t = 4ns, the cell flips.
As can be seen from the waveforms of Figure 3.6(a), after wake-up, voltage of
node T does not rise to 1.2V as fast as V V DD due to the OC1 defect. Thus, when
the cell is accessed at t = 4ns, i.e., one clock cycle after wake-up, it is still in the
midst of transition from drowsy to active mode. This makes the cell very vulnerable
to the extra disturbance applied by the read operation. Therefore, the cell flips and
a wrong logic value is read out.
This fault is represented as 〈dr1r1/0/−〉 (〈dr0r0/1/−〉) in Table 3.1. Here, S =
dr1r1, which means that a read 1 operation should be performed on the defective
cell, with initial value ‘1’, immediately after wake-up. This causes the cell to flip to
‘0’ (F =‘0’). The read-out value is not important, hence R =‘-’. This fault model,
called a drowsy read destructive fault (DRDF), can be caused by any of the PODs
as can be seen in Table 3.1.
Another newly observed fault behavior is caused by a read operation after wake-
up. This new behavior, called drowsy incorrect read fault (DIRF), happens when
a read operation returns an incorrect value without flipping the cell’s state. The
simulation results of a cell with an OC11 defect with a 2MΩ parasitic resistance,
which exhibit this fault, are shown in Figure 3.6(b). The cell successfully retains its
initial logic value, i.e., ‘1’, during drowsy mode, and after wake-up at t = 2ns,. Even
accessing the cell at t = 4ns does not cause it to flip, and the cell starts to restore its
correct logic value after the access is over at t = 6ns. However, an incorrect value is
read out, i.e., Data Out = 0.
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To ensure a correct read out by sense amplifiers in all circumstances, a differential
voltage larger than a certain value, e.g., 10% of nominal VDD, must form between BL
and BLB when the sense operation is triggered. In this example, the OC11 defect
prevents the voltage of node T from rising to 1.2V as fast as V VDD. Thus, when the
cell is accessed at t = 4ns, the voltage of node T is below 1.2V , causing a discharge
of BL. In addition, during the access cycle, the voltage of node F rises, slowing the
discharge of BLB. Consequently, not enough differential voltage is developed at the
end of the read cycle (see Figure 3.6(b)) between BL and BLB. Eventually, this
small differential voltage results in an incorrect read out due to the imbalance in the
sense amplifier caused by process parameters variations.
This fault is represented as 〈dr1r1/1/0〉 (〈dr0r0/0/1〉) in Table 3.1. To sensitize
this fault a read 1 operation immediately after wake-up should be performed on the
defective cell, with initial value ‘1’, i.e., S = dr1r1. The read operation returns an
incorrect value (R =‘0’), although the cell’s data does not flip (F =‘1’).
To summarize, the following new single-cell dynamic FFMs are derived based on
the simulation results of PODs:
3.4.2.1 Drowsy Read Destructive Fault (DRDF)
A cell is said to have a drowsy read destructive fault (DRDF) if a read operation
performed to a cell with value x immediately after wake-up changes the cell’s data
to x¯ and returns the logic value x¯. DRDF consists of two FPs: 〈dr1r1/0/−〉 and
〈dr0r0/1/−〉.
3.4.2.2 Drowsy Incorrect Read Fault (DIRF)
A cell is said to have a drowsy incorrect read fault (DIRF) if a read operation
performed to a cell with value x immediately after wake-up returns the logic value
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x¯ while the cell’s data remains at x. DIRF consists of two FPs: 〈dr1r1/1/0〉 and
〈dr0r0/0/1〉.
3.4.2.3 Drowsy Deceptive Read Destructive Fault (DDRDF)
A cell is said to have a drowsy deceptive read destructive fault (DRDF) if a
read operation performed to a cell with value x immediately after wake-up changes
the cell’s data to x¯ but returns the logic value x. DDRDF consists of two FPs:
〈dr1r1/0/1〉 and 〈dr0r0/1/0〉.
3.4.2.4 Drowsy Undefined State Fault (DUSF)
A cell is said to have a drowsy undefined state fault (DUSF) if accessing it im-
mediately after wake-up changes its state to an unknown state (X). DUSF consists
of two FPs: 〈dr1r1/X/−〉 and 〈dr0r0/X/−〉. It was observed that this fault can be
caused only by OC11.
3.5 Testing for Drowsy Faults
In Section 3.4, the existence of dynamic drowsy faults has been validated using
HSPICE simulations, and FPs were derived for the new drowsy faults. In this section,
we use the derived FPs to design a March test for detection of the newly observed
faults. Authors in [54] propose a March algorithm to detect static drowsy faults in
a word-oriented memory. However, they completely ignore dynamic drowsy faults.
Here, we develop a March test which is able to detect all drowsy faults as well as the
traditional faults in SRAMs.
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Table 3.2. March RAD Test.
{⇓ (w0); ⇑ (r0, w1, r1, w0); drP ; ⇓ (r0, r0);
M1 M2 M3 M4
⇑ (w1); ⇓ (r1, w0, r0, w1); drP ; ⇑ (r1, r1);}
M6 M7 M8 M9
3.5.1 March RAD
To permit the detection of drowsy faults we propose to insert drowsy elements
to traditional March tests. In this work, we extend the March SR test [46] to cover
the drowsy faults introduced in Section 3.4. March SR test covers all simple realistic
faults discussed in [46], hence, the proposed new test will automatically detect them
as well. As it was shown, dynamic drowsy faults happen due to a read-after-drowsy
operation, i.e., read operation immediately after wake-up. Detection of these faults
requires writing a certain data to the cell, switching it to drowsy mode, and thereafter
reading the cell immediately after wake-up. These steps have to be done for both
logic states of the cell, i.e., ‘0’, and ‘1’. The new March algorithm, referred to as
March RAD (“read-after-drowsy”), achieves this through two newly inserted drowsy
operations as shown in Table 3.2.
We use the traditional March notation in order to describe March RAD test. A
complete March test is delimited by a pair of brackets ‘{...}’, while a March element
is delimited by a pair of parentheses ‘(...)’. The March elements are separated by
semicolons, and the operations within a March element are separated by commas. All
operations of a March element are performed at a certain address, before proceeding to
the next address. This can be done in either one of two address orders: an increasing
(⇑) or a decreasing (⇓) address order. When the address order is not relevant, the
symbol m will be used. The drowsy operation (drp) in the proposed test, means
that the whole memory is put in drowsy mode for a period p, which is the longest
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time required for activation of data-retention faults. To detect a read-after-drowsy
fault within a memory line, it is imperative that a read operation is performed on it
immediately after it is woken-up. Therefore, in the proposed test, March elements
M4 andM9 are performed on memory lines by first awakening only the corresponding
line and then performing a read operation on it. Thereby, the memory is woken-up
one line at a time by M4 and M9, so that the whole memory will be in active mode
when these elements complete. This requirement is further discussed for different
drowsy cache architectures in the next section.
Table 3.3 shows by which March elements (i.e., M1 through M9) of March RAD,
each FP belonging to each single-cell drowsy FFM, is sensitized and detected. The
third column shows the operation that sensitizes the fault and the fourth column
shows the operation that will detect it. The fault coverage of March-RAD test can
be summarized as follows:
• All SDs which have FPs in active mode will be detected by March RAD, because
it contains all the March elements of March SR test [46].
• All DDRFs, DTFs, and DIRFs are detected since a ‘0’ and ‘1’ is read from each
single cell (by M4 and M9) after a drowsy operation (M3 and M8).
• All DRDFs and DDRDFs are detected because a ‘0’ and ‘1’ is read twice con-
secutively from each single cell (by M4 and M9) after a drowsy operation (M3
and M8).
All FFMs with a deterministic data output at the sense amplifier can be detected
by the proposed test. However, the drowsy FFMs with a random data output may
probabilistically be detected as each cell is read with different data values by March
elements M4 and M9. It should be noted that, for detection of faults such as DUSF
which can result in an undefined output, i.e., an output voltage between high and low
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Table 3.3. March RAD Fault Coverage.
FFM FP Sensitizing Detecting
DDRF 〈dr0P/1/−〉 M3 M4
〈dr1P/0/−〉 M8 M9
DTF 〈dr0/1/−〉 M3 M4
〈dr1/0/−〉 M8 M9
DIRF 〈dr0r0/0/1〉 M3 M4
〈dr1r1/1/0〉 M8 M9
DRDF 〈dr0r0/1/−〉 M3 M4
〈dr1r1/0/−〉 M8 M9
DDRDF 〈dr0r0/1/0〉 M3 M4
〈dr1r1/0/1〉 M8 M9
threshold, a voltage-window-detection circuit similar to one proposed in [54], needs
to be used. The March RAD test contains 9 March elements and has a test length
of 14n+2×Drowsy, where n denotes the number of memory locations and Drowsy
denotes a drowsy operation on the whole memory. Thus, the proposed test will have
a longer test time compared to the traditional March tests, due to the extra test time
required for covering drowsy faults.
3.5.2 Test Implications of Drowsy Cache Architectures
As discussed in Chapter 2, the drowsy design technique has been applied to caches
at two different granularities: i) word-oriented and ii) subarray-oriented. In word-
oriented drowsy caches [19, 21], every word has its own wake-up signal and thus can
be independently awakened. While, in subarray-oriented caches [22], the wake-up
signal is shared by all the memory words within a certain sub-array. The proposed
March-RAD test requires that each individual line in the memory can be awakened
independent of the other lines. For a word-oriented drowsy memory, the proposed
March-RAD test functions by putting the whole memory in drowsy mode at once, i.e.,
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by drp element, and then awakening every word one-by-one just before it is accessed.
However, in a subarray-oriented memory, all the lines within a subarray are awakened
at once when an access is issued to a line residing within that particular subarray.
Hence, to sensitize read-after-drowsy faults at all memory lines, it is necessary that
a subarray is switched back to drowsy mode after every access. This can result in
an unacceptably large test time due to frequent switching between active and drowsy
modes. Thus, a word-oriented drowsy control of the memory is imperative to reduce
test time for dynamic drowsy faults using the proposed March-RAD test. This may
require additional circuitry in subarray-oriented memories to enable a word-by-word
control of switching between active and drowsy modes during test time.
3.5.3 Sensitivity to Process Parameters Variations
The behavior of SRAM cells against a test procedure can significantly vary by
the process parameters variations. It is very important that a test strategy to detect
defects is not compromised by the process parameters variations. Therefore, a new
test procedure should not only be characterized for its effectiveness against the defects
in the presence of process parameters variations, but it should also be characterized
to see what kind of additional failures it casues by probably making the good devices
to fail. In fact, if a fault behavior is within the limits of behavior of good cells, a
new test that is designed to detect it, will also lead to the failure of some good cells,
resulting in an unacceptable yield loss.
We performed Monte Carlo simulations to characterize the behavior of healthy
cells, within the 3-sigma process parameters variations, when the proposed March
RAD test is performed on them. The results of the simulations for 100 Monte Carlo
points are shown in Figure 3.7(a). As can be seen, all the good cells behave correctly
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Figure 3.7. (a) Monte Carlo simulation results of (a) a healthy cell and (b) a defective
cell with ROC1 = 40MΩ, when the March RAD test is performed on them.
and no faulty behavior is observed. This indicates that the proposed test does not
result in yield losses due to the rejection of good cells.
To characterize the effectiveness of the test against defective cells in the presence
of process parameters variations, we performed a limited number of MC simulations
on a defective cell as well. The important observation is that cells with the same defect
exhibit different fault behaviors due to the variations in their device parameters. For
example, the results for 10 Monte Carlo simulations are shown in Figure 3.7(b). As
can be seen, cells exhibit different behaviors when they are woken-up and a read
operation is performed on them. In this example, one of the cells, denoted by F0,
exhibits a read destructive fault during the normal operating mode. This fault can
be detected by the traditional March tests. Two of the cells exhibit a DTF fault by
flipping after wake-up and before read operation. A majority of cells exhibit DRDF
fault as they flip when they are read immediately after wake-up. Interestingly, two
cells pass the March RAD test and produce correct output data. This indicates that
the proposed test is not capable of detecting such defective cells with a marginal




In this chapter, we showed that some spot defects (SDs) in SRAM cells can result
in new fault behaviors during the drowsy mode, while they only cause weak faults in
the active operating mode and thus escape the traditional March tests. Open defects
are known to be a major source of test escapes in SRAMs. Hence, we performed
fault injection and simulation to investigate the fault behavior of open defects when
an SRAM cell is switched to drowsy mode. It was observed that PMOS open defects
(PODs) are a major potential source of test-escapes in the active mode which can
cause faults when the memory is switched to the drowsy mode. We extracted fault
primitives (FPs) for the newly observed drowsy faults. Then, we used the derived
FPs to design a March test for detection of the newly observed faults. The proposed
March test, called March RAD, is capable of detecting all drowsy faults as well as
the traditional faults in SRAMs. Finally, it was observed that the level of standby
voltage determines whether a resistive open defect in an SRAM cell causes a fault in
drowsy mode. In general, as the supply voltage is reduced to cut down more leakage,
larger number of defects are sensitized, resulting in more failing cells within a memory
array. This establishes a trade-off between leakage reduction and yield of SRAMs.
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Chapter 4




Turning down the circuits’ knobs during the standby modes to reduce the leakage
of memories also results in the reduction of the bitcells’ robustness. Therefore, the
main goal while attempting to reduce the leakage power of SRAMs is to limit the yield
losses due to the cells within the memory array that fail to retain their data reliably.
In this chapter, we develop analytical models to analyze the involved yield-leakage
tradeoffs in SRAMs. Due to the importance of rare failure events in large memories,
an accurate model for the tail of the cell failure probability distribution is developed
based on concepts from extreme value theory (EVT) [55, 47]. The efficiency of various
fault-tolerance techniques to enhance the leakage reductions while preserving a high
yield are also investigated. The analysis is performed using source-biasing as the
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leakage reduction technique. However, the analysis and the techniques are equally
applicable when other leakage reduction techniques are employed.
4.1 Maximum Applicable Source-Bias Voltage to
a Memory
Source-biasing is one of the efficient leakage reduction techniques, and thus is
adopted in modern commercial microprocessors such as Intel’s Xeon R© processor [22].
However, source-biasing also results in the reduction of the cells noise margin [33, 19],
making them very vulnerable to data-retention failures (DRFs) [40, 56, 34]. Thus,
there is a maximum source-bias voltage (VSBmax) that can be applied to a cell without
destroying its data content. Due to the process parameters variations, VSBmax of
different cells varies within a die. For example, the histogram of VSBmax obtained by
5000 Monte Carlo (MC) simulations in a 45-nm technology is shown in Figure 4.1.
The maximum applicable source-bias voltage to such a memory array is determined
by the cell which has the smallest VSBmax. Therefore, the lower bound of VSBmax
from this histogram can be determined as the maximum VSB that can be applied to
this memory [44, 45]. However, for large memory arrays, with millions of replicated
bitcells, the rare events resulting in cells with a VSBmax extremely deviated from its
typical value should also be taken into account.
A close examination of Figure 4.1 reveals that the VSBmax distribution tends to
exhibit a heavy left tail, which is not fully represented due to the limited number of
MC simulations. The rare events in the tail of this distribution might not be an issue
in small memory arrays, as their probability of occurrence is extremely low. However,
the probability of these rare events can be magnified in large memory arrays due to
the large number of cells on a single chip [47, 48]. If the applied source-bias voltage
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Figure 4.1. Histogram of maximum applicable source-bias voltage to SRAM cells
(VSBmax) obtained by 5000 Monte Carlo simulations.
(VSB) to a memory array exceeds VSBmax of these rare event cells, they will fail to
retain their data during the sleep mode, resulting in the DRFs. These cell failures, in
turn, can cause the whole array to fail, entailing significant yield losses. For example,
with a small 64KB memory, even a cell failure probability as low as 1.9 × 10−8 will
result in 1% yield loss.
Fault-tolerance techniques can be used to allow for more aggressive leakage re-
duction in SRAMs by countering DRFs during the sleep mode. Authors in [44, 45]
have investigated the fundamental bounds on leakage power reductions in SRAMs,
by incorporating error correcting codes (ECCs) to detect and correct the cells which
fail in the sleep mode. However, for the statistics of data retention failures, they
have used empirical data obtained by measurements from a 4Kb SRAM chip. Hence,
the rare failure events have not been taken into account in their analysis due to the
limited number of data points. As mentioned before, this can lead to underestimated
yield degradations in large memory arrays. Another fault-tolerant leakage reduction
technique was proposed in [57], where redundant resources are added to SRAMs to
keep the DRFs under control. The obtained leakage reductions, however, are cal-
culated based on the assumption of a normal distribution for the VSBmax of SRAM
63
cells. Another approach has been presented in [58], where the tail of the VSBmax
distribution is assumed to be uniform. This ad-hoc assumption can also cause gross
inaccuracies in yield predictions, particularly in the tail regions of the distribution,
where the normal distribution significantly deviates from the true tail distribution. In
the following, we derive an accurate model for the probability of DRFs as a function
of the source-bias voltage using concepts from extreme value theory (EVT) [55, 47].
This enables us to study the tradeoff between leakage reduction and yield of SRAMs
when different fault-tolerance techniques are employed.
4.2 Modeling the Tail of the VSBmax Distribution
Accurate estimation of the statistics of extremely rare events using regular MC
simulations can be computationally intractable [48]. Recently, two new methods
have been proposed in the literature for fast, yet accurate, estimation of rare failure
events in SRAMs based on : i) importance sampling [48], and ii) peak over threshold
[47] techniques. The results accuracy with the importance sampling technique is
very sensitive to the chosen biased sampling distribution [48]. Moreover, special
assumptions need to be made about the distribution of process parameters in this
technique, limiting its applicability. However, the peak over threshold method does
not require an a priori knowledge of the parameters statistics, and provides a complete
closed-form model of the tail distribution. Thus, in this work, we use the latter
technique to model the tail of the VSBmax distribution.
The peak over threshold method uses concepts from extreme value theory (EVT)
[55] to derive a sound distribution model for the exceedances over a high threshold.
EVT is a branch of probability theory that studies the statistics of extreme (or rare)
events [55]. A seminal result of this theory is that, in most practical cases, a simple
analytical generalized Pareto distribution (GPD) can be fitted to the data in the tail
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of the distributions, and thereby predictions can be made further out in the tail [55].
The cumulative distribution function (CDF) of GPD with shape parameter ξ and
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[0,∞), ξ ≤ 0
[0, β/ξ], ξ > 0.
(4.2)
An implementation of the peak over threshold method to model the tail distribu-
tion of circuit metrics, such as write time, data-retention voltage etc., is realized in
the Statistical Blockade (SB) tool [47, 59]. In this thesis, we use this tool set to model
the rare events in the tail of VSBmax distribution. In the SB tool, first a sufficient
number of tail data points are generated and then a GPD is fitted to these data.
To do this in a reasonable time, the SB tool uses a classifier to filter a very large
number of MC points prior to simulation selecting only a subset of them that are
likely to appear in the tail of the distribution. The employed classifier is a support
vector machine (SVM) [47]. SVMs are supervised-learning classifiers that can take
any point from the input space and predict its membership to one of two classes. In
the SB tool, a small number of MC simulations are performed and the results are
used to train the classifier. Then, a large number of MC points are generated and
filtered by the classifier, identifying those that belong to the tail of the distribution.
This subset of points are simulated to produce a sufficient number of true tail points.
A GPD is finally fitted to the obtained tail data. Details of the simulation setup
and the procedure to model the tail of the VSBmax distribution are described in the
following sections.
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4.2.1 Simulation Setup and Process Variation Model
We use transistor models from 45-nm predictive technology model (PTM) [17]
for simulation of a 6T SRAM cell. Since there is no process variation technology
file available for the predictive technology models, we use the methodology presented
in [60] to model process variations in our MC simulations. In SRAMs, parametric
failures are mostly due to the mismatches among transistors in a cell [61]. Indeed
mismatches between parameters from distinct cells generally have no incidence on the
operation of an SRAM. The primary source of the device mismatches in contemporary
technologies is the intrinsic fluctuations in transistors threshold voltage (Vt) due
to random dopant fluctuations [40]. Hence, in this work, we have restricted our
model only to variations in Vt. The intrinsic variations in Vt have a strong random
component of growing significance with advanced processes. Hence, no correlation
is considered between variations in Vt of adjacent transistors. Therefore, we have
modeled threshold voltage of the transistors in each SRAM cell as six independent
Gaussian random variables, generated from two distinct distributions, one for the
PMOS and one for the NMOS transistors
V tn ∼ N(V tno, σV tn)
V tp ∼ N(V tpo, σV tp)
(4.3)
where V tno and V tpo are the nominal threshold voltage of NMOS and PMOS tran-
sistors, respectively.
The standard deviations of threshold voltage variation (σV tn and σV tp) depend
on the manufacturing process and the size of transistors [61]. Process parameters vari-
ation is expected to increasingly deteriorate in nanometer technologies [40]. Moreover,
as the minimum size transistors are used in SRAM cells, the mismatches among them
are accentuated. For example, σV t as high as ∼ 45mV is reported in a 45-nm tech-
nology [7] for minimum-geometry devices. Assuming a nominal threshold voltage of
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∼ 300mV , this accounts for ∼ 15% relative standard deviation, i.e., σV t/V t = 0.15.
In this work, the analysis is performed assuming 5% − 10% variation in Vt. The
temperature is set to T = 70◦C in all simulations.
4.2.2 Tail Modeling Procedure
The peaks over threshold method is developed to fit a GPD to the right tail
of the distributions. However, the VSBmax distribution has a left tail as shown in
Figure 4.1. Hence, we convert the left tail of the distribution to a right tail by
replacing VˆSBmax = −VSBmax. The GPD is fitted to the right tail of the VˆSBmax
distribution. The tail modeling procedure is as follows:
1. We performed 5000 MC simulations on an SRAM cell to obtain the histogram
of VSBmax (see Figure 4.1). At each MC iteration, the source-bias voltage (VSB)
of the cell under test is raised from 0V by an increment of ∆ = 10mV until the
cell fails. At each voltage, two transient simulations, one with initial data ‘1’
and the other with ‘0’, are performed. In the transient simulations, the cell is
switched to the sleep mode by raising its source-bias voltage to the current VSB,
and is kept in that mode for a sufficient period, e.g., 2ms [54]. Then, the cell
is awakened and its data is read out. At some applied VSB, the cell fails, i.e.,
flips when awakened, in a number of MC iterations. The histogram of VSBmax is
obtained by dividing the number of accumulating failed iterations at each VSB
by the total number of iterations, i.e., 5000.
2. The data from these MC simulations are used to train the SVM classifier in
the SB tool set. We used the 97-th percentile points of VˆSBmax distribution as
the classification threshold (tc). A classifying threshold smaller than the tail
threshold is used to avoid the misclassification of the true tail points [47].
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3. We used MATLAB to generate 100,000 points in the statistical parameter space,
where each point is a vector of 6 Gaussian random variables representing the
threshold voltages of transistors in an SRAM cell. Then, we ran the classifier to
identify the points which could possibly belong to the tail of the distribution.
For example, the classifier returned 10759 points, when σV t/V t = 10%.
4. We performed MC simulations on the SRAM cell under test using these prospec-
tive tail points and detected VSBmax at each point with a procedure similar to
step 1. We calculated the tail threshold (t) as the 99-th percentile point, i.e.,
1000-th worst-case VSBmax for 100,000 points. Then, we identified data points
that peaked over t.
5. Finally, a GPD is fitted to the data points that peaked over threshold t. A
probability weighted moments (PWM) estimator [47] is used to compute the
parameters (ξ, β) of the best GPD fit to the exceedance points. We transformed
the probability density function (PDF) of the GPD to Gξ,β(−z + t) in order to
model the left tail of the VSBmax distribution. (Note that the −z mirrors the
GPD distribution and the t shifts it right to the tail threshold.)
For example, the estimated PDF of the fitted GPD to the tail of VSBmax distri-
bution when σV t/V t = 10% is shown in Figure 4.2. The estimated parameters for
the fitted GPD are (ξ = −0.3737, β = 0.0072). The tail threshold is estimated as
VSB = 0.78V .
4.3 Computing Array Yield at Elevated VSB
In the following, the derived VSBmax tail distribution is used to estimate the cell
failure probabilities at elevated source-bias voltages. Then, relations are developed
to compute the failure probability of a whole array based on that of a single cell. The
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Figure 4.2. Fitted GPD to the tail of VSBmax distribution (σV t/V t = 10%).
relation between yield and failure probability of a memory array, i.e., Pf,arr, is simply
Y = 1− Pf,arr. (4.4)
4.3.1 Cell Failure Probability at Elevated VSB
Failure probability of an SRAM cell at a given VSB can be defined as
pf,cell(VSB) = Pr(VSBmax < VSB)
= FVSBmax .
(4.5)
Here, we assume that VSBmax of cells is a random variable with a CDF equal to
FVSBmax . Using the GPD model for the VSBmax distribution, cell failure probability
at elevated source-bias voltages, i.e., pf,cell(VSB), can be calculated using (4.5). Fig-
ure 4.3 shows the cell failure probability up to the first percentile point of VSBmax
distribution, i.e., VSB = 0.78V , when σV t/V t = 10%. The CDF of the GPD is
scaled by a factor of 0.01, as the tail threshold is chosen as the first percentile point.
This simple closed-form GPD model allows us to make predictions far out in the tail
without having actual simulation data in those regions. For example, the cell failure
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Figure 4.3. Cell failure probability at elevated source-bias voltages up to the first
percentile point. (σV t/V t = 10%).
probability at VSB = 0V , i.e., the normal operating mode, is predicted as ∼ 10−7,
assuming 10% random variation in Vt.
4.3.2 Array Failure Probability at Elevated VSB
The failure probability of a memory array at elevated source-bias voltages depends
on its organization. Here, without loss of generality, we choose a direct-mapped cache
architecture and investigate its failure probability during the sleep mode. Figure 4.4
shows the block diagram of the investigated cache macro [62]. The cache is divided
into two arrays: data and tag arrays. To prevent the access latencies, the tag array is
not switched to the sleep mode [22, 19]. Hence, it is only the data array that becomes
vulnerable to DRFs during the sleep mode. A data array is usually organized as an
array of M × w data blocks as shown in Figure 4.4, where M is the number of rows
and w is the number of data blocks per row. The size of a data block (n) is the
number of data bits that are read out at every access of the memory, e.g., 8, 16, 32
bytes. If ECCs are incorporated in the design of the memory, then r check bits are
associated with each data block as shown in Figure 4.4.
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Figure 4.4. Organization of a typical on-chip cache. Leakage reduction is applied
only to the data array.
4.3.2.1 Non Fault Tolerance
A memory without a repair mechanism will be non-functional even if one of its
cells fails at an elevated source-bias voltage. Hence, VSB applied to an SRAM array
should be less than or equal to VSBmax of all cells within the array. Thus, array failure
probability at elevated VSB can be written as
Pf,arr(VSB) =
1− Pr(VSBmax 1 ≥ VSB, ..., VSBmax N ≥ VSB)
(4.6)
where VSBmax i is the maximum source-bias voltage of the ith cell in the array and
N =M ×w×n is the total number of cells. Assuming that {VSBmax i, i = 1 : N} are
N independent and identically-distributed (i.i.d.) random variables, we have
Pf,arr(VSB) = 1−
(
1− Pr(VSBmax < VSB)
)N




Assuming a row-redundancy repair scheme, a memory array with M rows and R















where, pf,row(VSB) is the failure probability of a row when its source-bias voltage is






By substituting (4.9) in (4.8), the failure probability of a memory array with a prede-
fined number of redundant rows can be calculated at various source-bias voltages. It
should be noted however that for simplicity, we have ignored the possibility of DRFs
in the redundant rows.
4.3.2.3 ECC
In an ECC-protected memory, r check bits are added to each data block. The













ECCs can correct a faulty data block as long as the number of its faulty cells is less
than or equal to the correcting capacity, i.e., c, of the deployed error correcting code.
However, a row is uncorrectable if i > c. Hence, at a given VSB, the probability of
72












Using (4.10), (4.11), and (4.12), failure probability of an ECC-protected memory
array can be calculated at elevated source-bias voltages.
4.3.2.4 ECC with Redundancy
ECCs and redundancy resources can be used in a synergistic way to improve
yield of memory arrays [63, 45]. In this configuration, rows containing data blocks
that cannot be corrected by the deployed ECC are replaced by the spare rows. The






However, a memory chip can be repaired at a raised VSB, as long as the number of














where R is the number of spare rows. Substituting (4.10) in (4.13) and then in (4.14),
yields the failure probability of an array as a function of the source-bias voltage when
the combination of ECC and redundancy are used for fault tolerance.
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4.4 Estimating Net Power Savings
4.4.1 Overhead Power Associated with Fault-Tolerance
Techniques
Employing fault-tolerance techniques in SRAMs allows higher source-bias volt-
ages to be applied to the memory, and thus larger leakage reductions are obtained.
However, these techniques may also incur extra dynamic/leakage power consump-
tion due to their additional circuits, wiping out their leakage reductions. There is a
leakage associated with redundant rows/columns, however no extra dynamic power
is incurred. For ECC-protected memories, however, in addition to the extra leakage
power consumed by the check bits, dynamic power is dissipated during the encod-
ing and decoding of data words. Hence, to evaluate the net power savings of the
source-biasing technique, the extra power associated with redundant resources and
ECC circuits and check bits needs to be taken into account.
The extra dynamic power dissipated by ECC encoder/decoder circuits is merely
consumed during the active periods. During a typical operating period T , a memory
is active only for a fraction of the time (TA) dissipating dynamic power, while for the
rest of the time memory is in idle mode and dissipates only leakage power. Hence,
for an accurate estimation of power savings by the source-biasing technique in the
presence of ECC, the duty cycle of a memory, i.e., TA/T , needs to be known. Duty
cycle of memories can vary extensively across applications. For simplicity, we will
consider only the asymptotic case of TA/T → 0 to estimate the upper bound of power
savings. Thus, the net power savings of the source-biasing technique is calculated as
its net leakage reductions. The extra leakage power of redundant rows and check bits,
however, is taken into account in the leakage reduction estimations.
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4.4.2 Estimating Leakage Power Considering Process Varia-
tions
The total leakage power of a memory array is the sum of the leakage powers of its
constituent cells. Due to the process parameters variations leakage power consump-
tion of the cells differ within an array. Assuming only random variations in device
parameters, the leakage power of the cells are N i.i.d. random variables, where N is
the total number of cells in the array. As N is large, by the law of large numbers, the
total leakage power of the array can be approximated by multiplying the expected
value of the cells’ leakage power by the total number of the cells. The expected value
of the cells leakage power increases with process variations, and can be estimated by
performing a MC simulation and calculating the mean of the leakage distribution.
Thus, to estimate the leakage power of a whole array as a function of the source-bias
voltage (VSB), we sweep VSB by increments of ∆ = 10mV , and at each applied VSB
a MC simulation is performed. The means of the leakage distributions resulted from
MC simulations are calculated and then are multiplied by the total number of cells.
4.5 Simulation Results and Discussion
In the following, we investigate the yield-leakage tradeoffs in a 64KB SRAM array.
The organization parameters of the investigated 64KBmemory are shown in Table 4.1.
Cell failure probability versus source-bias voltage is estimated as the CDF of the
GPD fitted to the tail of VSBmax data obtained by the simulation method described
in Section 4.2. Note that only the tail of the cell failure probability distribution is
of interest, as the array yield drops to zero atVSBs below the tail threshold. Array
failure probability relations developed in Section 4.3 are used to compute the yield of
the 64KB memory array as a function of the source-bias voltage.
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Table 4.1. The organization of the simulated memory array.
Memory size=64KB SRAM
Number of bits per data block (n) =256 bit (32 byte)
Number of rows (M)= 512
Number of blocks per row (w)=4
Number of bits per row (n× w) =1024 bit (4*32 byte)
Number of redundant rows (R)=8, 16, 32
SEC-DED code:
Number of correctable bits in a block (c)=1
Number of check bits per block (r)=10
DEC-TED code:
Number of correctable bits in a block (c)=2
Number of check bits per block (r)=19
4.5.1 Yield Degradations due to Source-Biasing
Figure 4.5(a) shows the yield of the 64KB memory versus VSB, when no fault
tolerance technique is used. Different process variation levels are considered. As can
be seen, at identical source-bias voltages, yield losses grow rapidly as the process
variations deteriorate. For example, at VSB = 0.5V , yield losses are ∼ 4% when
σV t/V t = 5%. However, at the same source-bias voltage, the yield losses rise to
∼ 80% when the deviation in the threshold voltage of SRAMs increases to 10%. For
a memory with 15% and 20% variation, the yield drops to zero when its source-line
voltage is raised to VSB = 0.5V . As can be seen, at high variation levels, some dies
fail even in the active mode, i.e., when VSB = 0V , reducing yield below 100%. Hence,
fault tolerance techniques are imperative for low power SRAMs when the variations
in process parameters are significant.
Figure 4.5(b) shows the yield of the 64KB memory versus source-bias voltage when
different levels of redundancy are used. Variation in threshold voltage of transistors is
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Figure 4.5. Yield of the 64KB SRAM as a function of the source-bias voltage (a) at
different levels of process variations when no fault-tolerance technique is present, (b)
when R = 8, R = 16, or R = 32 redundant rows are added, (c) when SEC-DED or
DEC-TED codes are employed, (d) when R = 8 redundant rows in combination with
a SEC-DED code are employed.
assumed to be σV t/V t = 10%. As can be seen, at this variation level, data-retention
failures result in ∼ 10% yield loss even at VSB = 0V . Raising VSB beyond 0V causes
the yield to degrade rapidly, approaching zero at around VSB = 0.6V . The yield
losses, however, can be avoided by adding a small number of redundant rows, i.e.,
R = 8, as shown in Figure 4.5(b). This eliminates the yield losses due to the DRFs
all together at elevated source-line voltages as high as VSB = 0.5V . Adding more
redundancy, i.e., R = 16 or 32, allows only for a marginal increase in the source-bias
77
voltage. These results indicate that adding a small amount of redundancy is very
beneficial in low-leakage SRAMs. However, increasing the available redundancy only
offers marginal benefits.
Yield of the 64KB memory versus source-bias voltage when ECCs are employed
is shown Figure 4.5(c). Two different ECCs are considered: i) single error correcting
double error detecting (SEC-DED) Hamming code (c=1) [64], ii) and double error
correcting triple error detecting (DEC-TED) BCH code (c=2) [64]. For the SEC-
DED code, the number of check bits (r) added to each 256-bits data block is 10
bits [64]. Whereas for the DEC-TED code, 19 check bits are required [64]. As can
be seen, ECCs can considerably enhance the yield due to the random scattering of
parametric failures across the memory array. The source-bias voltage of the memory
can be raised up to VSB = 0.5V and VSB = 0.7V without any yield losses, using the
SEC-DED and DEC-TED codes, respectively. As expected, using a stronger code
allows for more aggressive leakage reductions. However, the extra leakage reductions
are not significant enough to justify the large area overhead (∼ 7%) of the DEC-TED
codes The area overhead of the Hamming SEC-DED code in the investigated 64KB
memory stays below ∼ 4%.
The yield of the 64KB memory versus source-bias voltage when ECC and redun-
dancy are combined is shown in Figure 4.5(d). Only SEC-DED code, i.e., c = 1, is
considered in the analysis. The number of available redundant rows are assumed to be
R = 8, 16, 32. As can be seen, combining redundancy and ECC allows the source-bias
voltage to be raised more aggressively pushing the leakage reduction to its fundamen-
tal bounds. For example, the source-bias voltage of the 64KB memory can be raised
to VSB = 0.7V when a SEC-DED code in combination with R = 8 redundant rows are
used. However, as can be seen from Figure 4.5(d), increasing the level of redundancy
beyond R = 8 has only a negligible impact on the yield. Beyond VSB = 0.7V , the
number of faults increases so sharply that the fault-tolerance techniques are no longer
78
capable of salvaging the dies. Thus, for ultra low-leakage applications, a combination
of a simple ECC and a small number of redundant resources is the most optimal
approach to prevent the yield losses due to DRFs.
4.5.2 Yield-Leakage Tradeoff Using Different Fault-
Tolerance Techniques
In this section, we investigate the yield-leakage tradeoff governed by the source-
bias voltage when different fault-tolerance techniques are used.
4.5.2.1 Yield-Leakage Tradeoffs
The tradeoff between leakage reduction and yield of SRAMs is clearly demon-
strated in Figure 4.6. In this figure, the leakage power reductions and the yield of the
64KB memory as a function of the source-bias voltage are shown on the right and
left axis, respectively. Different fault-tolerant configurations are considered. Incor-
porating a SEC-DED code or 8 spare rows in the memory both have a comparable
leakage overhead, i.e., ∼ 2%−4%. When a combination of these techniques are used,
their leakage overhead adds up. Hence, two different curves for leakage reductions,
each corresponding to one of the above cases, are plotted in Figure 4.6. The relative
standard deviation of the threshold voltage variation is assumed to be 10%. As can
be seen, raising the source-bias voltage reduces the leakage power, however, it also
results in larger yield losses due to the DRFs.
As can be seen from Figure 4.6, without a fault tolerance technique, yield losses can
be significant even when the source-bias voltage is raised moderately. For example,
raising the source-bias voltage to VSB = 0.3V cuts down leakage by ∼ 70%, however
it also causes the yield to degrade by ∼ 30%. In contrary, using either redundancy
79














































Figure 4.6. The yield-leakage tradeoff in SRAMs: the leakage reductions and yield
losses in a 64KB memory as the source-bias voltage is raised.
or ECC allows for ∼ 90% leakage reductions, while avoiding any yield losses due to
the DRFs during the sleep mode. The combined use of ECC and redundancy, on the
other hand, allows for further raising of the source-bias voltage to VSB ∼ 0.7V , with
no entailing yield losses. This configuration allows for reaching the ultimate bounds
of leakage reductions, i.e., ∼ 95%.
4.5.2.2 Leakage Reductions Subject to a Target Yield
The yield-leakage tradeoff in SRAMs indicates that the source-bias voltage to
be applied to a memory design should be determined by considering both the leak-
age and yield constraints at the same time. For example, subject to a 99% target
yield, the limits of the feasible leakage reductions for the 64KB memory using differ-
ent fault-tolerance techniques are shown in Figure 4.7. The leakage of the memory
at each configuration is expressed as a fraction of the raw leakage. Different levels
of threshold voltage variations are considered. As can be seen, at low variations,
i.e., σV t/V t = 5%, the leakage can be reduced down to 30% without using a fault-
tolerance technique. Adding R = 8 redundant rows, allows for reducing the leakage
to ∼ 60%. Incorporating ECC alone or combined with redundancy allows for a small
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Figure 4.7. Feasible reduced leakage of a 64KB memory using various fault-tolerance
techniques subject to a 99% target yield. (100% leakage means no reduction is pos-
sible.)
extra reduction of the leakage to ∼ 3% − 5%, at this low variation level. However,
as shown in Figure 4.7, subject to the 99% target yield, no leakage reductions can be
obtained at high levels of variation when no fault-tolerance technique is used. Adding
just a small number of redundant rows, however, allows for significant leakage power
reductions with negligible yield losses, i.e., 1%. ECC outperforms the redundancy
technique, especially in high variations. However, considering the area and dynamic
power overhead of on-line error detection and correction by ECCs, they become less
attractive compared to the off-line memory repair using redundant resources. For
ultra-low leakage applications, the ultimate bounds of leakage reduction can be ob-
tained by the combined use of ECCs and redundancy. In particular, this approach
can be attractive when variations are large and the activity factor of memory is small,




Scaling the rail-to-rail voltage of SRAM cells to reduce their leakage power con-
sumption during idle periods also results in the degradation of the cells’ robustness,
making them vulnerable to data-retention failures (DRFs). Therefore, the main goal
while attempting to reduce the leakage power of SRAMs is to limit the yield losses
due to the DRFs. In this work, we developed analytical models to investigate the
involved yield-leakage tradeoffs in SRAMs. The results show that switching SRAMs
to a sleep mode can result in significant yield losses in large arrays due to the para-
metric DRFs, especially in processes with highly fluctuating parameters. Thus, we
investigated the application of fault-tolerance techniques for a more efficient leakage
reduction of SRAMs, by providing tolerance to the failures that might occur during
the sleep mode. The results show that in a 45-nm technology, assuming 10% variation
in the transistors’ threshold voltage, repairing a 64KB memory using only 8 redun-
dant rows or incorporating single error correcting codes allows for ∼ 90% leakage
reduction while incurring only ∼ 1% yield loss. The combination of redundancy and




Post-Silicon Tuning of Standby
Supply Voltage in SRAMs to
Reduce Parametric Data-Retention
Failures
Intra-die variations in process parameters result in a within-die distribution of
cells’ data-retention voltage (DRV). Hence, the minimum applicable standby voltage
to a memory die (VDDLmin) is determined by the maximum DRV among its con-
stituent cells. On the other hand, inter-die variations result in a die-to-die variation
of VDDLmin. Applying an identical standby voltage to all dies, regardless of their
corresponding VDDLmin, can result in the failure of some dies, due to data-retention
failures (DRFs), entailing yield losses. In this chapter, we propose a post-silicon
standby voltage tuning scheme to avoid the yield losses due to the DRFs, while re-



























































Figure 5.1. A conceptual illustration of the long tail VDDLmin distribution and prob-
ability of functional array versus standby supply voltage.
5.1 Inter-Die Distribution of VDDLmin
The minimum applicable standby supply voltage to an SRAM array (VDDLmin)
is determined by the worst-case DRV, i.e., the maximum DRV among the array’s
constituent cells. Systematic inter-die variations in process parameters result in a
die-to-die variation of VDDLmin. Hence, if, for example, M memory dies, each con-
taining N , are manufactured and their VDDLmin is detected, the results will exhibit
an inter-die distribution. From a mathematical point of view, this is analogous to
generatingM data blocks each containing N samples from the same distribution, i.e.,
the underlying DRV distribution, and detecting the maximum values from these M
data blocks. Extreme Value Theory [55, 65] states that the inter-die distribution of
VDDLmin will converge to a generalized extreme value (GEV) distribution with a long
tail, as conceptually illustrated in Figure 5.1.
Now, let us assume that an identical standby voltage (VDDL) is applied to all
these dies, regardless of their corresponding VDDLmin. Then, due to the long tail
distribution of VDDLmin, there is always the possibility that some dies might have a
VDDLmin above the applied VDDL. Such dies will contain cell(s) with a DRV larger
than the applied VDDL. Hence, they will lose their data during the standby mode,
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and result in the failure of the whole array due to containing data-retention (hold)
failures (DRFs) [41, 34]. The probability of having a functional array at a given
VDDL, calculated as the cumulative distribution function (CDF) of VDDLmin, is also
shown in Figure 5.1. As can be seen, the probability of array failures due to DRFs
starts to increase as soon as the standby voltage is reduced below the nominal VDD,
resulting in yield degradations. The size of the yield losses at moderate standby
voltage reductions is determined by the tail behavior of the VDDLmin distribution,
which in turn is controlled by the underlying DRV distribution.
Post-silicon tuning techniques have been introduced in the literature [66, 67, 68,
69, 70, 71, 72] that allow chip parameters, e.g, clock frequency, operating voltage, etc.,
to be adjusted after the die has been manufactured, in order to compensate for the
specific inter- and intra-die variations that have occurred on that particular die. In
this work, we investigate a similar approach as in [69, 70] to tune the standby supply
voltage of each individual die after manufacturing, i.e., post-silicon. This allows the
yield losses due to the parametric data-retention failures during the standby mode to
be avoided, while effectively reducing the leakage power dissipation.
5.2 Minimum Applicable Standby Voltage to a
Memory Die (VDDLmin)
The existence of even a single DRF in a memory array can result in the failure of
the whole array. Hence, the minimum applicable standby voltage to a memory die is
determined by the highest DRV among its cells, i.e.,
VDDLmin = max(DRV1, DRV2, ..., DRVN) (5.1)
where N is the total number of bitcells and {DRVi, i = 1 : N} are the corresponding
DRVs of the cells.
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Figure 5.2. Histogram of the DRV from a 5000 point Monte Carlo simulation of
SRAM cells in a 45-nm predictive technology node.
Monte Carlo simulations, along with the statistics of variations in device param-
eters, are traditionally used to estimate the statistical intra-die distribution of DRV
for small memory arrays, and then VDDLmin is determined as the upper bound of this
distribution [41, 43, 73]. For example, a histogram of the DRV of SRAM cells in a 5Kb
memory array, obtained by a Monte Carlo (MC) simulation, is shown in Figure 5.2.
Based on these results, the minimum applicable standby voltage to such a memory is
estimated as VDDLmin = 350mV (the upper bound of its DRV histogram). However,
for large memory arrays, the statistically rare events of cells with a DRV extremely
deviated from the median of the distribution also need to be taken into account. The
probability of these rare events might be very small, nevertheless, it can be magnified
by the sheer number of replicated cells in large SRAM arrays [47, 48, 74]. As can be
seen from Figure 5.2, the distribution of DRVs seems to have a long and heavy right
tail which is not fully represented due to the limited number of MC simulations. The
long tail of the distribution implies that for large memories, the probability of DRFs
can be non-zero even at relatively large applied standby voltages.
In general, VDDLmin of a memory die is determined by the following factors:
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5.2.1 Joint Impact of Inter- and Intra-Die Variations on
VDDLmin of SRAMs
VDDLmin of a memory die is determined by the specific inter- and intra-die process
parameters variations that have occurred on its transistors. Random intra-die varia-
tions result in a within-die statistical distribution of cells DRV. Hence, VDDLmin of a
memory increases as the intra-die variations in device parameters aggravates. On the
other hand, systematic inter-die variations in process parameters cause the median
of the within-die DRV distribution to vary from die to die. For example, the mean of
the cells DRV is expected to be larger in dies at the FS (Fast NMOS, Slow PMOS)
corner of the process, due to a larger leakage current of pull-down NMOS transistor
[72]. As a result, VDDLmin of dies from the FS corner of the process will be larger
than that of dies subject to nominal process.
5.2.2 Impact of the Size of Memory on its VDDLmin
Due to the long tail distribution of the DRV, the probability of DRFs is non-
zero, nevertheless extremely low, at large standby voltages. However, as the size of a
memory array grows, the probability of it containing DRFs is magnified in proportion
with the number of its cells. Thus, VDDLmin increases with the size of a memory [42].
5.2.3 Impact of Adding Redundancy on VDDLmin of SRAMs
Adding redundancy to a memory allows the replacing of cells that fail at the
applied VDDL with available spares after manufacturing. Thereby, the dies that have
a limited number of DRFs can be salvaged. This allows the standby voltage of a
memory die to be reduced more aggressively by providing tolerance to some DRFs.
However, the standby voltage of a memory can only be reduced down to a point where
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the number of DRFs does not exceed the repair capability of the memory. VDDLmin
can be further reduced by increasing the number of redundant resources.
5.2.4 Mathematical Model of Inter-Die VDDLmin Distribution
Let us assume that Ndies memory dies, each containing Ncells, are manufactured
and their VDDLmin is detected. From a mathematical point of view, this is analogous
to generating Ndies data blocks each containing Ncells samples from the same distri-
bution, i.e., the underlying global DRV distribution, and taking the maximum values
from these Ndies data blocks. The distribution of the memory dies VDDLmin can be
studied using a branch of statistics, called Extreme Value Theory (EVT) that deals
with the behavior of the block maxima. The classical EVT states that, if blocks of a
large number of independent random values are generated from a single probability
distribution F , the maxima of the blocks will converge in distribution to a random
variable with a generalized extreme value (GEV) distribution [55, 65]. It is shown
that the theory is equally applicable to dependent data as long as the long-range de-
pendence at extreme levels is weak [55]. The DRV of adjacent cells are not completely
independent and exhibit a small spatial correlation [43], and thus the classical EVT
is not directly applicable to the study of the dies VDDLmin distribution. However, it
has been shown that the theory is equally valid for dependent data as long as the
long-range dependence at extreme levels is weak [55].







, ξ 6= 0
e−e
−x
, ξ = 0,
where 1 + ξx > 0. (5.2)
GEV unites the Gumbel, the Frechet and the Weibull distributions into a single
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family [55]. The shape parameter ξ determines the type of the GEV distribution, and
thereby its tail behavior:
1. When ξ > 0, the GEV is equivalent to the Frechet distribution, which has a
lower bound (−1/ξ) and a heavy right tail.
2. When ξ < 0, the GEV is equivalent to the Weibull distribution, which has an
upper bound (−1/ξ) and a heavy left tail.
3. In the limit, as ξ → 0, the GEV becomes the Gumbel distribution, which is
unbounded.
The original distribution, i.e., F , determines the shape parameter, ξ, of the resulting
GEV distribution, and thereby its tail behavior.
5.2.5 Tradeoff between Leakage Reduction and Yield of
SRAMs
Scaling the supply voltage is neseccary to reduce yield losses due to the memory
dies with a leakage higher than a predefined budget. However, due to a long tail
distribution of VDDLmin of dies, the probability of array failures drastically increases
as the standby voltages is reduced, causing large yield degradations. This establishes
a tradeoff between leakage reduction and yield of SRAMs. In the following, we first
describe a simulation methodology to estimate data-retention failure probability of a
single SRAM cell at reduced supply voltages. Then, analytical models are developed
to compute the yield of a whole array as a function of the standby voltage based on the
failure probability of a single cell. We use these results to derive the empirical CDF
of VDDLmin, and then a GEV distribution is fitted to this data, using maximum like-
lihood estimation (MLE) method, to investigate the tail behavior of the distribution.
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Then, we investigate the possibility of a more aggressive approach by independently
adjusting the VDDL of each individual die to its corresponding VDDLmin, and evaluate
its yield enhancement effeciency.
5.3 Estimating Data-Retention Failure Probabil-
ity as a Function of Supply Voltage
An SRAM cell fails to retain its data if its supply voltage is reduced below its
DRV. Hence, the probability of a data-retention failure at a reduced supply voltage
VDDL can be written as
pf,cell(VDDL) = Pr(DRV > VDDL)
= 1− Pr(DRV ≤ VDDL).
(5.3)
Given the statistical distribution of the cells DRV, pf,cell(VDDL) can be calculated
using (5.3). Simulation or analytical approaches, along with the statistical parameters
of device variations, can be used to estimate the distribution of DRV for a given SRAM
array with a certain size. Analytical approaches suffer from the approximations that
are necessary to make the statistical analysis of DRV tractable [40, 34, 75, 47]. Hence,
Monte Carlo (MC) simulations are generally used to obtain DRV distribution of cells
within a memory array.
5.3.1 Estimation of Rare Failure Events
In large memory arrays, estimating even rare failure events is crucial, as their
probability is magnified by the sheer number of replicated bitcells [47, 48]. For exam-
ple, in a 1Mb memory, with 1 million replicated bitcells, even a data-retention failure
probability as low as 10−8 can result in 1% yield loss. The number of MC simulations
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required to observe a rare event in the tail of the DRV distribution, i.e., an event re-
sulting in a cell with a DRV extremely deviated from the nominal value, is inversely
proportional to the probability of that event. Hence, a huge number of MC simula-
tions are required to estimate a sufficiently accurate statistics on these rare events in
large memory arrays. Using a limited number of samples will fail to accurately model
the tail of a distribution such as the one shown in Figure 5.2. Extrapolating this
distribution in an ad-hoc manner, for example using a normal distribution, can also
lead to gross inaccuracies. Thus, to obtain a sufficiently accurate approximation of
the tail of the DRV distribution in a reasonable simulation time, we use the mixture
importance sampling technique presented in [48]. Cell failure probability at various
voltages, i.e., pf,cell(VDDL), is later computed using (5.3). The proposed simulation
methodology is described in the following section.
5.3.2 Simulation Methodology
We performed simulations to obtain an approximation to the failure probability
of SRAM cells as a function of the standby voltage. We first designed an SRAM cell
using device models from the 45-nm Predictive Technology Model (PTM) [17]. Mini-
mum feature size transistors are used for pull-up PMOS and access NMOS transistors
of the cell. For pull-down NMOS transistors, minimum length is used. However, their
width is set so that a cell ratio and write ratio of 2 and 1 are obtained, respectively,
i.e., Wn/Wa = 2, and Wp/Wa = 1, where Wn, Wa, and Wp, are the width of pull-
down, access, and pull-up transistors. Then we performed MC simulations combined
with the mixture importance sampling technique [48] to obtain an approximation
to pf,cell(VDDL). All simulatiions are performed at T = 70
◦C. As there is no pro-
cess variation technology file available for the predictive technology models, we use a
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methodology similar to the one presented in [60, 68, 72] to model process variations in
our MC simulations. The modeling methodology is described in the following section.
5.3.2.1 Inter- and Intra-Die Process Variation Modeling
Process variations impact various device parameters, e.g., channel length, gate-
oxide thickness, threshold voltage etc. For simplicity, we have restricted our model
only to a variation in the threshold voltage (Vt) of transistors. Figure 5.3 illustrates
the modeling methodology for global and local variations in Vt of an SRAM cell’s
transistors. Threshold voltages of transistors of a certain SRAM cell are affected by
both the global and local process variations. Due to the global variations, i.e., die-
to-die, wafer-to-wafer, etc., threshold voltages of all NMOS and PMOS transistors of
an SRAM cell are shifted from their nominal value by a certain amount. Whereas,
local random variations result in deviation of the threshold voltage of each individual
transistor from its shifted-nominal value, i.e., V tinter i, resulting in mismatches among
them.
The inter-die shifts in Vt of NMOS and PMOS transistors are generally uncor-
related due to their different process steps [7]. Hence, an accurate analysis would
require an assumption of a two-dimensional Gaussian distribution for the inter-die
threshold voltage variation of NMOS and PMOS transistors. However, such a multi-
dimensional analysis can add a lot of computational cost and complexity. Hence, we
project the two-dimensional Gaussian distribution of Vt shift for NMOS and PMOS
transistors to a one-dimensional Gaussian to reduce the complexity of our analy-
sis. This projection can be realized along different directions in the Vt shift plane.
We choose the anti-correlated Vt axis, where the shifts in Vt of NMOS and PMOS
transistors are in different directions (see Figure 5.3), as the projection axis.


































Figure 5.3. Inter and intra-die variation modeling.
of SRAM cells. For example, suppose that the SRAM cell in Figure 5.3 is storing
data ‘1’, i.e., VL = 1V and VR = 0V . DRV of such an SRAM cell will be the largest
in the following conditions: i) when M1 is fast and M2 is slow, i.e., FS corner of
the process: this condition facilitates the reduction of VL below the supply voltage
due to the higher leakage currents of M1, causing the cell to lose data ‘1’ at higher
supply voltages. ii) when M4 is slow and M5 is fast, i.e., SF corner of the process:
this condition increases the switching voltage, i.e., the input voltage at which the
inverter switches its output, of the M4-M5 inverter, making the cell flip at higher
supply voltages. Thus, as shown in Figure 5.3, we model the inter-die variations as
an equal shift in Vt of NMOS and PMOS transistors, so that the dies are biased
toward either the FS or SF corner of the process.
The local variations in Vt of transistors in the SRAM cell are modeled as six
random variables. Thus, as shown in Figure 5.3, we first apply a certain amount of
global Vt shift (∆V tinter) to all six transistors of the cell. Then, on top of this global
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variation, a certain amount of local random V t shift is imposed to each individual
transistor to represent mismatches. Hence, the threshold voltage of each transistor
is expressed as the sum of the nominal threshold voltage (V tnom) combined with the
inter- and intra-die variations
V t = V tnom +∆V tinter +∆V tintra. (5.4)
Distribution of inter- and intra-die variations in V t are assumed to be normal with
different variances
∆V tinter ∼ N(0, σV tinter)
∆V tintra ∼ N(0, σV tintra).
(5.5)
5.3.2.2 Importance Sampling
Importance sampling (IS) in Monte Carlo (MC) simulations allows to increase
the precision of the estimates that can be obtained by a given number of iterations.
The basic idea of IS is to generate samples from a biased distribution rather than the
original one, in order to increase the population of the samples from the region of
interest in the distribution, e.g., the tail. We use a modified version of the IS, called
the mixture importance sampling (MixIS) technique [76, 48], in our MC simulations to
estimate the small pf,cell(VDDL) within a reasonable simulation time. In this technique,
the samples are generated from a distribution which is a mixture of normal (N) and
uniform (U) distributions
g(X) = λ1N(X) + λ2U(X) + (1− λ1 − λ2)N(X − µs) (5.6)
The Uniform distribution in g(X) (the second term in (5.6)) assures that no region
is left unsampled, while the shifted original distribution (the third term in (5.6))
enables focusing on the failure regions. The scaled original distribution (the first
term in (5.6)) prevents the under-representation of the body of the sample space. We
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use MATLAB to generate NIS random vectors X from g. X is a vector of six i.i.d.
random variables, representing the random intra-die threshold voltage variations of
the six transistors in the SRAM cell (see Figure 5.3)
X = (∆V t1, ...,∆V t6). (5.7)
Parameters λ1, λ2 and µs are determined with the methods presented in [48].
The random numbers generated from the mixture distribution g are passed as
threshold voltage variations to the six transistors of the SRAM cell under investiga-
tion. Two transient HSPICE simulations, one with initial data ‘1’ and the other with
‘0’, are performed at each MC iteration, where the cell is put in standby mode for an
appropriate time, e.g., 2ms, and then is awakened and its data is read out. The sup-
ply voltage is swept from VDD to 0 by a 10mV decrement at each MC iteration, and
the DRV of the SRAM cell in that particular iteration is determined as the minimum
VDD at which the data is still retained, i.e., the cell does not flip when awakened.
The simulation outputs of the IS technique should be appropriately weighted to
compensate for the use of a biased sampling distribution. Various estimates can be
used to compute the expected value of the output random variable in the IS technique
[76]. The classical MC integration estimate [76] can fail as its weights do not sum to
1. Thus, we use a normalized estimate, called the ratio estimate [76], to compute the
























I(X i, VDDL) =


0, cell retains its data at VDDL
1, cell loses its data at VDDL.
(5.10)
In the above equations, N is the original intra-die distribution of threshold voltage
variation, which is assumed to be a normal distribution as expressed in (5.5). w(X) is
called the weight function and is equal to the ratio of the original distribution to the
distorted one. As the threshold voltages of transistors in a single cell are assumed to
be six independent random variables, their joint distribution in (5.9) is factored into
the product of their individual probability density functions. We consider as much as
10% relative standard deviation (RSD), i.e., σ/µ, for the intra-die variations in Vt.
To investigate the impact of inter-die variations on the cell failure probability, we
repeated the above procedure with Vt of NMOS and PMOS transistors shifted from
their nominal value along the axis passing through the FS and SF corners as shown
in Figure 5.3. To limit the number of simulations, ∆V tinter is swept from −250mV
to +250mV by large increments of 25mV . The computed cell failure probabilities
(pf,cell(VDDL)) at sampled skewed process points are then interpolated to obtain a
continuous function for the cell failure probability versus Vt shift. This function is
later used to compute the overall memory array yield.
The accuracy of the failure probability estimates by the devised importance sam-
pling technique is controlled by the number of simulated samples (NIS). Thus, NIS
should be chosen carefully to ensure the accuracy of estimations while keeping the
simulation-time tractable. Authors in [48] report that the estimates for failure prob-
abilities as low as 10−9, with 95% confidence interval equal to ±10% error range,
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converge to their real value with only 2000-3000 MixIS samples in a statistical SRAM
stability analysis example, achieving a speedup of ∼ 100× compared to a regular
MC simulation. Moreover, they show that despite the regular MC simulation, the
number of MixIS simulations does not increase as the target failure probability de-
creases. In this work, the reported values for the cell failure probability are obtained
by NIS = 5000 simulations.
5.4 Computing Array Yield from Cell Failure
Probability
In the following, we develop mathematical relations to allow us to compute the
yield of a complete memory array from the failure probability of one constituent cell.
Here, we talk in terms of failure probability rather than yield to avoid the use of
confusing negatives. The relation between yield and failure probability of a memory
array, i.e., Pf,arr, is simply
Y = 1− Pf,arr. (5.11)
5.4.1 Yield of a Memory Without Redundancy
If the applied standby voltage to a memory array, i.e., VDDL, is smaller than its
corresponding VDDLmin, then at least one of its cells will fail. This can result in
the failure of the whole array, and cause yield degradation when there is no repair
mechanism. Thus, array failure probability at reduced standby voltage VDDL can be
written as
Pf,arr(VDDL) = Pr(VDDLmin > VDDL)
= 1− Pr(VDDLmin ≤ VDDL).
(5.12)
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Pr(VDDLmin ≤ VDDL) is the probability that all N cells in the array have a DRV
below the applied VDDL. Thus we can write
Pr(VDDLmin ≤ VDDL) =
Pr(DRV1 ≤ VDDL, ..., DRVN ≤ VDDL).
(5.13)
Assuming that {DRVi, i = 1 : N} are N i.i.d. random variables, we have
Pr(VDDLmin ≤ VDDL) = Pr(DRV ≤ VDDL)N . (5.14)
Substituting (5.3) in (5.14) and (5.12) yields
Pf,arr(VDDL) = 1− (1− pf,cell(VDDL))N . (5.15)
5.4.2 Yield of a Memory With Redundancy
A memory with redundancy can be repaired if the number of failures is limited.
Assuming a row-redundancy scheme, a memory array with M rows and R redundant















where pf,row(VDDL) is the failure probability of a row at VDDL. A row with N/M cells
fails if any of its cells fail. Hence,
Pf,row(VDDL) = 1− (1− pf,cell(VDDL))N/M . (5.17)
Using (5.17) and (5.16), the failure probability of a memory array with a certain
number of redundant rows can be calculated at various standby voltages.
It should be noted that, in the above analysis, we have assumed that DRFs do
not occur in the redundant rows. However, it is clear that the process parameters
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variations can also impact redundant cells and result in the deviation of their DRV
as well. The above assumption may be justified though, as the redundant cells can
be made more robust against variations by trading off area for better data-retention
capability. Larger transistors can be used in SRAM cells of redundant rows, for
example, to make them retain their data more reliably. Moreover, larger transistors
are less affected by process parameters variations [7], diminishing the deviations of
the DRV of the redundant cells. Redundant cells occupy a small area of a memory
die, e.g., 1%, thus the impact of increasing their size on the area of the whole array
is relatively small and can be neglected in first approximation.
5.4.3 Poisson Yield Model






inconveniently large and pf,row(VDDL)
k can be inconveniently small. A more conve-
nient relation can be obtained using a Poisson approximation to the binomial distri-
bution in (5.15) and (5.16).
We can define the average number of failing cells at VDDL in a memory array as
λ(VDDL) = N × pf,cell(VDDL) (5.18)









when N becomes sufficiently large.
99






≈ 1− e−λ(VDDL)/M .
(5.20)
The number of rows (M) is large enough in typical memory arrays to make the








where λrow is the average number of faulty rows at VDDL, i.e.,
λrow(VDDL) =M × pf,row =M
(
1− e−λ(VDDL)/M) . (5.22)
From estimates of the failure probability of an SRAM cell at various VDDL, we can
compute the yield of a complete memory array as a function of the standby voltage
with and without redundancy, using (5.19) and (5.21), respectively.
5.5 Applying an Identical Standby Voltage to All
Dies
Probability of data-retention failures at a certain standby voltage varies from
die-to-die due to inter-die variations in process parameters. This implies that, if
an identical standby voltage is applied to all dies regardless of their actual process
parameters, the number of DRFs may become too large in some dies with strongly
skewed process parameters, making them non-repairable by the available redundancy
resources, and thereby drastically impacting the overall yield. In the following, we
investigate the relationship between the yield losses and the applied standby voltage
in SRAMs.
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Figure 5.4. (a) Probability of DRFs versus standby voltage at two different inter-die
corners.
5.5.1 Impact of Inter-die Variations on Data-Retention Fail-
ure Probability
Inter-die variations impact both the leakage and failure probability of SRAMs.
Probability of data-retention failures versus standby voltage at the nominal
(∆V tinter = 0mV ) and the FS corner of the process (∆V tinter = −100mV ) are
shown in Figure 5.4. Cell failure probabilities are obtained using the importance
sampling technique described in Subsection 5.3.2. As can be seen, at identical
standby voltages, the probability of DRFs is higher in the memory die at the FS
corner of the process compared to the die at the nominal corner. For example, if
the standby voltage is reduced to VDDL = 0.5V for both of these memories, failure
probability will be 2.5 × 10−7 for the die at ∆V tinter = 0, while it is 1.6 × 10−3 for
the die at ∆V tinter = −100mV . If the standby voltage is reduced more aggressively
to VDDL = 0.3V , the probability of data-retention failures increases for dies at both
process points. However, the die at the FS corner is impacted more severely, where
in average more than half of its cells fail. Note that the probability of a DRF only
asymptotically approaches zero as the standby voltage is increased. For example,
at VDDL = 1.0V , i.e., no supply voltage reduction (active mode), cell failure proba-
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Figure 5.5. Probability of DRFs at various inter-die corners for VDDL = 0.5V and
VDDL = 0.3V .
bility becomes extremely low but non-zero, namely 1.1 × 10−16 and 3.0 × 10−10 at
∆V tinter = 0 and ∆V tinter = −100mV , respectively.
Data-retention failure probability at different skewed process points is shown in
Figure 5.5, when standby voltage is reduced to VDDL = 0.5V and VDDL = 0.3V . As
can be seen, at all process parameters settings, the failure probability grows when
the standby voltage is reduced from VDDL = 0.5V to VDDL = 0.3V . However, at
both standby voltages, the probability of data-retention failures increases when the
process is skewed toward the FS or the SF corner of the process. The increase in
the probability of DRFs in dies skewed toward the FS corner is due to the larger
leakage currents of pull-down transistors in the SRAM cell [34]. Whereas, in dies
skewed toward the SF corner, the increase in failure probability is due to the increased
switching voltage of the cross-coupled inverters of SRAM cells [34].
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5.5.2 Impact of Inter-die Variations on Array Failure Prob-
ability
As shown in the previous section, the probability of data-retention failures at a
certain standby voltage, i.e., pf,cell(VDDL), increases as Vt deviates far away from its
nominal value. However, note that the smallest failure probabilities were observed
for small positive shifts of the transistor thresholds (see Figure 5.5). This implies
that, if an identical standby voltage is applied to all dies regardless of their skewed
process parameters settings, the number of DRFs may become too large in some dies
with strongly skewed process parameters. This can make some dies non-repairable
by the available redundancy resources, and thereby drastically impact the overall
yield. Figure 5.6 shows array failure probability of a 1Mb memory die versus standby
voltage at nominal Vt (Figure 5.6(a)) and ∆V tinter = −100mV (Figure 5.6(b)) inter-
die skewed process point for different levels of available redundancy. The memory is
assumed to comprise 1024 rows with each row arranged as 4 columns of 32 bytes (see
Figure 5.9). We have used equations (5.19) and (5.21) to compute the yield of the
memory at various redundancy ratios, i.e., r = R/M .
Average leakage power consumption of the memory as a function of the standby
voltage is also shown in Figure 5.6. As can be seen, subject to an identical target yield,
the standby voltage can be reduced more aggressively for the dies with the nominal
Vt compared to those with skewed process parameters. For example, without redun-
dancy, the standby voltage of a nominal-Vt die (Figure 5.6(a)) can be reduced down
to 0.58V , and its leakage is cut by 62% while keeping the array failure probability
below 1%. Whereas, for the die with skewed process parameters (Figure 5.6(b)), the
standby voltage can only be reduced down to 0.89V without redundancy, and leakage
is reduced by only 16%.







































































































































Figure 5.6. Array failure probability of a 1Mb memory versus standby voltage with
different levels of available redundancy (r = R/M) at (a) nominal-Vt corner, and (b)
∆V tinter = −100mV .
reduced further compared to a memory without redundancy, while still meeting the
same target yield. Adding r = 1% redundancy, for example, allows the standby
voltage to be reduced to 0.44V and 0.69V for the nominal-Vt and skewed dies, re-
spectively. Thereby, their leakage power can be cut down more effectively, i.e., 70%
and 36% for nominal-Vt and FS dies, respectively. However, as can be seen from
Figure 5.6, increasing redundancy resources beyond r = 1% allows only a marginal
reduction in the standby voltage of the memory and thus loses its efficiency. This is
because of a sharp increase in the probability of DRFs with the reduction of supply
voltage (see Figure 5.4). Hence, we consider only a redundancy ratio of r = 1% in
the rest of our analysis.
5.5.3 Impact of Inter-die Variations on Data-Retention Yield
Array failure probability at a given standby voltage varies for dies with different
skewed process parameters. For example, the failure probability of a 1Mb memory
array at various inter-die skewed threshold voltages is shown in Figure 5.7 for two
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Figure 5.7. Dies at some skewed process points become non-repairable by the available
redundancy (r = 1%), when an identical standby voltage is applied to all dies.
different standby voltages. The organization of the memory is assumed to be as shown
in Figure 5.9, and the level of the available redundancy is set to r = 1%. Inter-die
variation of Vt, modeled as a normal distribution N(0, σV tinter), is superimposed to
illustrate the relative population of arrays at various inter-die skewed process points.
If VDDL = 0.7V is applied to this memory, for example, then some of the dies, those
in the region filled with vertical lines in Figure 5.7, will not be repairable due to a
large number of DRFs. Decreasing the standby voltage to VDDL = 0.5V results in
the failure of more dies as illustrated by the region filled with horizontal lines.
The overall array failure probability can be calculated as the weighted mean of




Pf,arr(V tinter)N(V tinter)dV tinter (5.23)
where N is a discrete normal distribution function, i.e., N ∼ N(V tnom, σV tinter).
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5.5.4 Impact of Process Parameters Variations on Leakage
Yield
Due to an exponential dependence of subthreshold leakage on the threshold volt-
age, the leakage of different cells in a memory array can be modeled as independent
log-normal variables [68]. The total leakage of a memory array is the summation of
the leakage of its constituent cells. Thus, using the central limit theorem, the distri-
bution of the total memory leakage can be approximated as a Gaussian with mean
(µarr) and standard deviation (σarr) given by [68]
µarr = Nµcell and σarr =
√
Nσcell (5.24)
where, N is the total number of cells in the array, and µcell and σcell are the mean
and standard deviation of the intra-die leakage distribution of individual cells.
Inter-die variations in Vt, on the other hand, result in a large spread in the mean
leakage of the arrays [68]. This can cause some of the SRAM dies to have a leakage
larger than the tolerable limit (ILmax)). Such dies should be discarded as they violate
the power budget, resulting in a yield loss due to high leakage. The probability that
leakage of a die is less than the ILmax is given by










P (IL,arr(V tinter) < ILmax)N(V tinter)dV tinter (5.26)
At each skewed inter-die process point, we performed MC simulations and swept
the VDDL from 1V to 0 by a 10mV decrement to obtain the intra-die distribution of
cell leakages as a function of VDDL. Then, the µcell and σcell are calculated at each
process point and VDDL. Using (5.24), we calculated the mean and standard deviation
of array leakage distributions. Then, yield leakage is calculated using (5.26).
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Figure 5.8. Data-retention and leakage yield versus standby voltage.
5.5.5 Tradeoff Between Data-Retention and Leakage Yield
Figure 5.8 shows the data-retention and leakage yield of a 1Mb memory ver-
sus standby voltage at various levels of available redundancy, assuming a 10% rela-
tive standard deviation (RSD) for inter- and intra-die Vt variations, i.e., σV tinter =
σV tintra = 0.1V tnom (∼ 14% total variation). The maximum allowable leakage is as-
sumed to be 150mW . The tradeoff between leakage reduction and yield of SRAMs
is clearly revealed from this figure. As can be seen, reducing the standby voltage
increases the yield leakage. However, it also results in a sharp decrease of the data-
retention yield. For example, if an identical standby voltage of VDDL = 0.5V is
applied to all the memory dies to obtain a 95% leakage yield, yield losses due to the
DRFs rises as high as 40% and 8% with r = 0 and r = 1% redundancy, respectively.
On the other hand, if the standby voltage of dies is determined so that a 99% target
data-retention yield is met, it can only be reduced down to 0.7V , incurring ∼ 20%
yield loss due to dies with excess leakage. The leakage yield losses can be reduced
down to ∼ 10% by adding 1% redundancy and reducing the standby voltage to 0.58V .
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5.6 Yield Enhancement by Standby Supply Volt-
age Tuning
As shown in the previous section, applying an identical standby voltage to all
memory dies regardless of their specific process parameters variation can drastically
impact yield. In the following, we investigate the possibility of a post-silicon tun-
ing technique to enable adjusting the standby voltage of each individual die to its
corresponding VDDLmin.
5.6.1 Post-Silicon Standby Voltage Tuning
To tune the standby supply voltage of each individual SRAM die to its minimum,
the following features are required:
1. A procedure to identify VDDLmin of each individual die after fabrication.
2. A circuit to generate and apply that VDDLmin to each memory die (or embedded
memory module) during the standby mode.
In the following, we investigate these two requirements.
5.6.1.1 Identifying VDDLmin of a Memory Die
VDDLmin of a memory die is the minimum standby voltage at which the die still
functions correctly. It is determined by the specific inter- and intra-die process pa-
rameters variations which have happened in that particular die. Hence, it can only be
identified after a memory die is fabricated. We propose a test procedure to search for
the minimum standby voltage at which a memory die still functions free of fault. We
choose a simple search algorithm in which the standby supply voltage of the memory-
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under-test is gradually reduced from nominal VDD by a small decrement (∆), and
then a test procedure is performed at each standby voltage to check for errors. The
only faults that may be sensitized by switching a memory to the standby mode are
data-retention faults. Thus, the proposed test procedure checks only for the ‘0’ and
‘1’ DRFs.
For a memory with no redundancy, if faulty cells are detected at a certain standby
voltage, the applied standby voltage in the previous iteration is determined as its
VDDLmin. However, a memory with redundancy can be repaired as long as the number
of DRFs is small enough. Assuming a row redundancy, those rows that contain faulty
cell(s) can be replaced by the redundant rows. As the standby voltage is reduced, the
number of faulty rows will increase. Thus, VDDLmin of a memory with redundancy is
determined as the lowest VDD at which the number of failing rows does not exceed
the number of redundant rows.
A detailed calibration procedure is proposed in Algorithm 1. Starting from
VDDL = VDD, memory is first checked for ‘0’ data-retention failures, by writing all
‘0’ to the memory and then putting it in the standby mode for an adequate time p.
The maximum pause required for triggering data-retention failures was found to be
∼ 2ms. Then, memory is awakened and all ‘0’ is read from all cells. The above test
is repeated to check for ‘1’ data-retention failures as well, by writing all ‘1’ to the
memory. This procedure is continued with progressively lower VDDL until the number
of failing rows becomes larger than the number of redundant rows at a given step.
Then, the corresponding standby voltage of the previous iteration is marked as the
VDDLmin of this memory.
The test time required to detect the VDDLmin of dies by the proposed algorithm
depends on the supply voltage step (∆) and the number of memory locations (n). At
each step, n read, n write, and one pause operation are performed first with ‘0’ and
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Algorithm 1 Post-silicon standby supply voltage tuning
Require: No. of redundant rows (R), Standby voltage resolution (∆)
1: VDDL ⇐ VDD;
2: while VDDL ≥ 0 do
3: write ‘0’ to all cells;
4: switch to standby mode; pause for p seconds;
5: switch to active mode; read all ‘0’ from all cells;
6: if No. of failing rows > R then
7: break;
8: end if
9: write ‘1’ to all cells;
10: switch to standby mode; pause for p seconds;
11: switch to active mode; read ‘1’ from all cells;
12: if No. of failing rows > R then
13: break;
14: end if
15: VDDL ⇐ VDDL −∆;
16: end while
Ensure: VDDLmin ⇐ VDDL +∆;
then with ‘1’ data backgrounds. Thus, the upper bound of the test time is given by
2(2nT + p)VDD
∆
, where T is the access time and p is the pause time. The test time
grows with the increase in the tuning resolution, i.e., small ∆. Thus, a more complex
































Figure 5.9. Standby supply voltage tuning scheme.
5.6.1.2 Generating VDDLmin and Applying it to a Memory Array
The identified VDDLmin of a memory can be generated on-chip using a pro-
grammable voltage generator as in [77]. Figure 5.9 shows a possible implementation
of such a programmable voltage generator. A resistive divider is used to generate K
reference voltages on-chip. Then, an analog multiplexer (MUX) is used to select the
voltage that is going to be applied as the standby voltage to the memory array dur-
ing the standby modes. The select inputs of the MUX are driven by a configuration
register which is permanently programmed at test time, e.g., through fuses, so that
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the voltage closest to the identified VDDLmin is selected by the MUX and applied to
the memory during the life-time of the chip.
A voltage follower circuit, see Figure 5.9, is used to actively tune the supply
voltage of the block to the corresponding VDDLmin during standby modes. When the
Standby signal is set high, by a power management unit for example, in order to put
the memory in standby mode, the transistor Psleep is turned off, thus isolating the
power supply from the memory. At this point, the virtual VDD node, which is generally
a large decoupling capacitance, starts to discharge due to the leakage currents of the
memory array. However, it is never allowed to fall below VDDLmin of the array by the
voltage follower circuit. The voltage-follower exploits a simple feedback mechanism
that monitors the voltage of the virtual VDD node and pumps charge into it through
the PMOS transistor (Pdrive), if it falls below VDDL. When the array is awakened by
deactivating the Standby signal, the large sleep transistor (PSleep) is turned on and
the virtual VDD node is tightly connected to the supply node, rapidly charging it to
the nominal VDD. As VDD is larger than the reference voltages, the voltage follower
circuit does not interfere with the normal operation of the memory during the active
mode, i.e., when Standby =‘0’.
5.6.2 Overhead of the Tuning Technique
5.6.2.1 Area Overhead
The major area overhead of the proposed tuning technique is due to the large
PMOS sleep transistor (Psleep) and the PMOS drive transistor (Pdrive) (see Figure 5.9).
The Psleep transistor needs to be sized large enough to avoid write time penalties and
also to reduce the wake-up latency of the memory. The Pdrive transistor, on the other
hand, needs to be large enough to be able to provide data-retention currents of the
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memory block during standby mode. Our experiments with actual layout of a large
SRAM block show that the area overhead of the proposed technique can be kept
below 2%.
5.6.2.2 Power Overhead
In order for the proposed technique to be beneficial, the static power consump-
tion of the tuning circuitry must be negligible. The leakage power of the resistive
voltage divider can be made very small by using large resistances. The MUX and
the configuration register can be designed using high threshold transistors, making
their leakage power negligible. Thus, the major source of the static power overhead
in Figure 5.9 is the bias current of the op-amp. The power overhead of the tuning
circuit can be significant for small memory arrays. However, as the size of memory
grows, the relative overhead of the tuning technique decreases accordingly. Therefore,
for large memories, we expect that the overhead of the technique would be negligible.
5.7 Simulation Results for Yield Enhancements
and Discussions
In this section, we present analytical and simulation results on yield enhancements
that can be obtained by the proposed standby voltage tuning technique. We first
derive the distribution of VDDLmin of memory arrays that might be found by the
proposed algorithm in a typical inter-die variations setup.
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Figure 5.10. (a) Distribution of VDDLmin at various inter-die corners, and (b) Distri-
bution of VDDLmin for memory dies in a process with σV tinter = 10%.
5.7.1 VDDLmin Distribution
The proposed tuning technique results in a distribution of the standby voltages of
memory dies or modules. Using (5.12), the CDF of VDDLmin can be calculated based
on the array failure probabilities, i.e.,
Pr(VDDLmin ≤ VDDL) = 1− Pf,arr(VDDL). (5.27)
Figure 5.10(a) shows the distribution of VDDLmin at various inter-die threshold voltage
setups, assuming ∆ = 10mV . As can be seen, variation in the VDDLmin of dies which
have the same skewed process parameters setup is very small. However, VDDLmin
varies significantly among dies at different skewed process points. Given the overall
array failure probability, the distribution of VDDLmin due to the inter-die variations,
can also be calculated using (5.27). We use (5.23) to estimate the overall array
failure probability as a function of VDDL. Figure 5.10(b) shows the distribution of
VDDLmin of dies identified by Algorithm 1 with a voltage step equal to ∆ = 10mV .
The relative standard deviation (RSD) of the threshold voltage is set to 10% (i.e.,
σV tinter = 0.1V tnom).
As explained in Subsection 5.2.4, the inter-die distribution of VDDLmin should
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Figure 5.11. (a) Yield of a 1Mb memory versus relative standard deviation (RSD) of
inter-die Vt variation at fixed and tuned standby voltages with no redundancy, and
(b) with 1% redundancy ratio.
converge to a GEV distribution according to the EVT. To examine this, we fitted a
GEV distribution to the simulation data using maximum likelihood estimation (MLE)
methods. The fitted GEV distribution is shown in Figure 5.10(b) with a solid line.
The estimated shape parameter of the GEV distribution, i.e., ξ ≈ 0.35, indicates that
VDDLmin converges in distribution to a Frechet distribution. This means that, the
inter-die distribution of VDDLmin is bounded on the lower side and has a heavy right
tail. The heavy tail of the VDDLmin distribution at large standby voltages implies that
yield predictions based on an assumption of a thin tail VDDLmin distribution, e.g., a
normal distribution, can result in too optimistic results.
5.7.2 Yield Enhancements by Standby Voltage Tuning
Tuning the standby voltage of memory dies (or modules) to their corresponding
VDDLmin prevents failures due to DRFs during the standby mode. We calculated the
yield of a 1Mb memory array, with an organization as shown in Figure 5.9, using (5.23)
and (5.11). The inter-die distribution of Vt is assumed to be a normal distribution.
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In order to investigate the yield losses at various degrees of variations, we sweep the
relative standard deviation (RSD) of the inter-die Vt distribution from 5% to 50%.
Figure 5.11 shows the yield of the 1Mb memory array versus relative standard
deviation (RSD) of the inter-die threshold voltage distribution, at two different levels
of redundancy. The yield is calculated at three different fixed standby voltages as well
as the case when VDDL of dies is tuned. For the memory with no redundant resources
(Figure 5.11(a)), applying an identical standby voltage to all dies results in drastic
yield losses even at low degrees of variations. For example, at RSD(V tinter) = 10%,
reducing standby voltage to VDDL = 0.5V results in about 40% yield loss. Increasing
the standby voltage to VDDL = 0.7V eliminates the yield losses, but at the expense of
larger leakage power dissipation. However, at high variations, RSD(V tinter) = 30%
for example, increasing the standby voltage from 0.5V to 0.7V can only enhance yield
to ∼ 75%. By tuning the standby voltage of dies, however, a large portion of failing
dies are salvaged and thus the yield increases to ∼ 90%. Note that the yield losses
in the standby voltage tuning scheme are due to the dies that fail even when their
standby voltage is tuned to the nominal VDD, and thus the proposed scheme is not
capable of salvaging them. Therefore, these parametric yield losses are not due to
the introduction of the standby mode to the memories, as they will fail even in the
active mode due to their highly skewed process parameters.
Adding redundancy enhances yield at all variation scenarios as shown in Fig-
ure 5.11(b). For example, when an identical standby voltage of VDDL = 0.5V is ap-
plied to all dies, yield is enhanced from 70% to 100% at RSD(V tinter) = 5% by adding
only r = 1% redundancy. This is due to the low probability of DRFs, which allows
the arrays to be repaired. However, if Vt variations deteriorate, yield cannot be en-
hanced remarkably by adding only redundancy. For example, at RSD(V tinter) = 20%
and VDDL = 0.5V , adding redundancy can only improve yield by 30%, i.e., from 42%
to 72%. Tuning the standby voltage of dies, however, allows a much better yield
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to be obtained even at very extreme variations of threshold voltage. For example,
at RSD(V tinter) = 20%, yield is improved to ∼ 99% by the combined effect of re-
dundancy and standby voltage tuning. Therefore, our proposed post-silicon standby
voltage tuning scheme can be more beneficial at nano-scale technologies, where the
variation of process parameters is expected to deteriorate.
5.7.3 Yield Losses Due to Dies With Excess Leakage in Case
of Voltage Tuning
The VDDLmin of some dies in the proposed tuning techniques will be higher than
the threshold that is required to meet a predefined leakage yield. Hence, it is expected
that the leakage yield reduces in case of tuning. However, the increases in the standby
voltage of these dies is not very large. For example, for dies at ∆V tinter = −100mV
and 1% redundancy, raising the standby voltage by only 0.1V (from 0.6V to 0.7V)
removes all the yield losses due to the DRFs (see Figure 5.6(b)). Moreover, the
leakage increases very slowly with the raising of VDDL in this region as can be seen
in Figure 5.6(b). Therefore, the leakage yield loss incurred by tuning the standby
voltage of dies will be negligible.
5.7.4 Uncorrelated Inter-Die Shift for NMOS and PMOS
Our assumption of a “-1” correlation coefficient between the threshold voltage shift
of NMOS and PMOS transistors results in pessimistic estimates for the cell failure
probability. A shift in Vt of NMOS and PMOS transistors in the same direction causes
less cell imbalance than the anti-correlated shift. Therefore, the cell failure probability
is expected to be the highest along the anti-correlated axes in the Vt variation plane
(see Figure 5.3). The amount of variance in our analysis is a parameter swept from
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5%−50%. This parameter is the variance of the projected one-dimensional Gaussian
distribution, and is smaller than the true amount of inter-die variance. Therefore, the
reported failure probability estimates in this work correspond to higher true inter-die
variations. The amount of incurred pessimism remains to be explored by performing
a two-dimensional analysis of the problem based on the exact joint distribution of the
inter-die Vt variations.
5.8 Summary
A post-silicon standby supply voltage tuning scheme for SRAMs was presented
to decrease yield losses due to parametric data-retention failures during the standby
mode, while reducing the leakage currents effectively. It was shown that applying an
identical standby voltage to all dies, regardless of their specific process parameters
variations, can result in the failure of some dies, due to data-retention failures, and
thus it entails significant yield losses. To avoid yield losses, we proposed to tune
the standby voltage of each individual die to its corresponding minimum level. A
test algorithm was presented to identify the minimum applicable standby voltage to
each individual memory die after manufacturing. The effect of adding redundant
resources on the minimum applicable standby voltage to a memory die was also
investigated. Simulation results in a 45-nm predictive technology showed that yield
can be enhanced significantly by the combined effect of repairing and standby voltage
tuning, even when heavy process variations are present.
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Chapter 6
Conclusions and Future Work
A low power and robust design of SRAMs is crucial for the overall success of
modern microprocessors and SoCs, as they occupy the majority of the chip area in a
wide range of applications. With technology scaling down to nano-meter feature sizes,
satisfying the multi-dimensional requirements of low power and high yield for SRAMs
is becoming increasingly difficult, due to the generally contradictory nature of these
design requirements. In particular, reducing the power consumption of SRAMs while
maintaining the full functionality across the whole array is becoming increasingly
challenging. That is because the power reduction techniques, such as voltage scaling,
also degrade the cells robustness, and thereby result in the failure of an increasingly
larger number of cells that are already weakened by excessive process parameters
variations and/or manufacturing imperfections in nanometer technologies. In this
research, we have performed a thorough analysis of the involved yield-power tradeoffs
in SRAMs, and proposed solutions to address the design paradox of their joint low-
power dissipation and high yield. The major contributions and possible future work
of this research are summarized in the following sections.
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6.1 Contributions and Main Results
We performed fault injection and simulation to investigate the fault behavior of
open defects in SRAM core cells when they are switched to a drowsy operating mode.
We showed that, in addition to the data-retention faults, open defects in SRAM cells
can also result in faulty behaviors when a cell is accessed immediately after wake-up.
We described these new read-after-drowsy (RAD) fault behaviors and derived their
corresponding fault primitives (FPs). Then, we used the derived FPs to design a
new March test by inserting drowsy operations to a traditional test algorithm. The
proposed March test, called March RAD, is capable of detecting all drowsy faults as
well as the simple traditional faults. Finally, it was shown that as the supply voltage
is reduced to further cut down leakage, defects with smaller parasitic resistances start
to be sensitized and cause failure. Thereby, the tradeoff between yield and leakage
power of SRAMs was pointed out. The results from this part of our research were
reported in [78].
Process parameters variations can also degrade the data-retention capability of
SRAMs. In particular, it was shown that extreme process parameters variations can
result in weak SRAM cells with marginal data-retention capability, so that even a
moderate scaling of the supply voltage can result in their failure. Such extremal
events were found to be very rare, however, their probability is magnified by the huge
number of replicated bitcell on modern embedded memories. Hence, it is critical to
also account for such extremal events while attempting to scale the supply voltage of
SRAMs. To estimate the statistics of such rare failures in a reasonable computational
time, we employed concepts from extreme value theory (EVT). In particular, a limited
number of MC simulations were first performed to obtain a sufficient number of data
points in the tail region of the cells minimum standby voltage distribution. Then, we
employed the peak over threshold method to fit a generalized Pareto distribution to
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the data points that exceeded a certain threshold. This enabled us to make predictions
far out in the tail of the cell failure probability distribution, without having actual
simulation data in those regions. Mathematical relations were then developed to
compute the yield of a complete memory array based on the failure probability of
a single cell. The results showed that even moderate voltage scalings can result in
considerable yield losses in large SRAMs, due to the failure of the highly skewed
bitcells. The results of this analysis are reported in [79].
Yield losses due to the DRFs can especially limit the leakage reduction of SRAMs
in new technologies, as the process parameters variations are expected to deteriorate
with technology scaling. Thus, we investigated the application of fault-tolerance
techniques for a more efficient leakage reduction of SRAMs. These techniques allow
for a more aggressive voltage scaling by providing tolerance to the failures that might
occur during the sleep mode. The results showed that in a 45-nm technology, assuming
10% variation in transistors threshold voltage, repairing a 64KB memory using only
8 redundant rows or incorporating single error correcting Hamming codes allows for
∼ 90% leakage reduction while incurring only ∼ 1% yield loss, at the expense of ∼ 4%
area increase. The combination of redundancy and ECC, however, allowed to reach
the ultimate bounds of the leakage reduction, i.e., ∼ 95%. Thus, the latter approach
can be attractive in ultra-low leakage applications, especially when variations are
large and the activity factor of memory is small, so that the overhead associated with
the dynamic power of ECC encoding/decoding becomes negligible. These findings
were reported in [79].
The fault-tolerance techniques can counter the failures within an array as long as
their number is limited. However, it was shown that due to the inter-die variations,
the probability of cell failures at a given supply voltage can vary significantly from die
to die. Applying an identical standby voltage to all dies, regardless of their specific
process parameters variations, was thus shown to render some dies unsalvageable by
121
the employed fault-tolerance techniques. To compensate for the inter-die variations,
a post-silicon standby supply voltage tuning scheme for SRAMs was proposed that
decreases yield losses due to the failure of dies with highly skewed process parameters.
In this technique, we proposed to tune the standby voltage of each individual die to its
corresponding minimum level after manufacturing. A test algorithm was presented to
identify the minimum applicable standby voltage to each individual memory die. Sim-
ulation results in a 45-nm predictive technology showed that tuning standby voltage
of SRAMs can enhance data-retention yield by an additional 10%− 50%, depending
on the severity of the variations. The results were reported in [80].
6.2 Future Work
Some possible future work on this research can be as follows.
6.2.1 More Efficient Tests for Detection of Drowsy Faults
The proposed March RAD algorithm contains two drowsy operations which re-
quire switching the whole memory array to the drowsy mode and keeping it in that
mode for a certain period in order to detect drowsy faults. This procedure can be
very time-consuming due to the switchings between active and drowsy modes and a
long pause in the drowsy mode. In addition, the potential dynamic faults that re-
quire performing multiple operations in sequence to be sensitized remain undetected
to March RAD. Such test escapes can degrade the defects-per-million (DPM) figure
of the memory.
An analysis of the simulation results for drowsy faults in Section 3.4 reveals that
the fault behavior of the PODs changes in the same fashion with the increase in
defect resistance. That is, in the active mode, data retention faults (DRFs) are the
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first faults to emerge as the resistance of a POD increases beyond a critical level. If
the resistance of a POD falls below this critical level, it will result only in a weak
fault in the active mode. However, in the drowsy mode, this same POD exhibits
a static/dynamic drowsy fault. This implies that, the detection of drowsy faults
might be translated to the detection of weak faults in the active mode. Several
techniques have been proposed in the literature for the fast detection of weak PMOS
devices caused by PODs, by means of stressing the SRAM cells [52, 81, 35, 82]. The
programmability of the stress level in these techniques allows one to filter out only
the cells weaker than a certain threshold. As a result, these techniques can be good
candidates for a fast detection of the drowsy faults.
6.2.2 A Built-In Technique for Self-Tuning of Standby Sup-
ply Voltage Against Run-Time Variations
In the proposed post-silicon tuning scheme, we proposed to identify the minimum
standby supply voltage of a memory die (VDDLmin) once after manufacturing, and
program it permanently on-chip, e.g., through fuses. However, the minimum standby
supply voltage of a memory array can vary on the field. The short-term variations in
VDDLmin can be due to environmental variations, e.g., temperature variations. The
long term skews in VDDLmin can also happen due to the changing device parameters
by aging, e.g., the threshold voltage shift due to negative bias temperature instability
(NBTI) [83]. A built-in self-tuning technique can be used to trace for these variations
and adapt the applied supply voltage to the memory during the run time.
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6.2.3 Compensating for Systematic Intra-Die Variations
Data-retention voltage (DRV) of SRAM cells vary within a memory die due to
both local random variations, e.g., due to random dopant fluctuations (RDF) [40, 34],
and systematic intra-die variations, e.g., due to photo-lithographic and etching vari-
ations [37, 60]. Systematic variations exhibit a strong spatial correlation [37]. Thus
they result in similar variations in the characteristics of neighboring cells, including
VDDLmin. Therefore, larger leakage reductions can be obtained by partitioning the
memory into sufficiently small groups of cells and tuning the supply voltage of each
individual group to its corresponding minimum. Our proposed standby supply volt-
age tuning technique can be extended to a sub-array level by associating a distinct
programmable reference voltage generator (see Figure 5.9) to each sub-array. The con-
figuration data for each sub-array can be identified in a similar way by Algorithm 1.
The extra leakage reductions of this within-die voltage tuning technique increases as
the size of the sub-array reduces. However, the overhead of the technique can be
intractable at small granularity. Thus, the sub-array size needs to be chosen care-
fully. A good candidate is to tune the supply voltage of multiple embedded memory
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